

Pushing the limits of vertical NAND scaling with *Ferroelectrics*

Asif Khan

Associate Professor

School of Electrical and Computer Engineering

School of Materials Science and Engineering

Georgia Institute of Technology

akhan40@gatech.edu

IWCM² (14th International Workshop on Characterization and Modeling of Memory Devices)


October 3, 2025 | University of Milano-Bicocca, Italy

Memory technologies – The state of the art

1

Memory

Hyperscale AI, and High-performance Computing




HBM3E: 12-high, 24 GB
Total 192 GB, 1.18 TB/s

Source: NVIDIA

2

Storage

Client, Mobile, and Enterprise



230+ layers
2.4 GB/s

Source: Micron

3

Embedded

Automotive




14nm eMRAM
16 MB

Source: Forbes

4


Emerging Memory



Ferroelectric NV-DRAM
32 Gb, 3D-stacked, multi-layer


Source: IEDM 2023

The NAND Storage Technology




Source: Micron

Market size of Enterprise AI




Source: The Business Research Company

Storage requirements of Enterprise AI




Processing and storing data in AI effectively and cost efficiently can require HBM for the actual AI training, but also various types of NAND-based solid-state storage to support the data flows needed to and from the HBM.


Vertical NAND Scaling





2014
First 3D NAND, Samsung
24 Layers, MLC





2022-2025
Production
Samsung 236L TLC
SK hynix 238L TLC → 321L (ramping 1H25)
Micron 276L TLC
Prototype / R&D demos:
SK hynix 321L sample (FMS 2023)
SK hynix 300+L demo (ISSCC 2023)
Kioxia / WD >300L demo (VLSI 2023)




Z-scaling




XY-scaling




Logical
scaling





Vertical NAND Scaling



2014
First 3D NAND, Samsung
24 Layers, MLC




2022-2025
Production
Samsung 236L TLC
SK hynix 238L TLC → 321L (ramping 1H25)
Micron 276L TLC
Prototype / R&D demos:
SK hynix 321L sample (FMS 2023)
SK hynix 300+L demo (ISSCC 2023)
Kioxia / WD >300L demo (VLSI 2023)



2030
Roadmap: >1000L (IEDM)


Challenges of vertical NAND flash scaling




Z-scaling

- ① Lateral charge migration
- ② Inter-WL reliability
- ③ High write voltage
- ④ Endurance
- ⑤ Device-device variation

⋮




The future of NAND flash technology




To accommodate the core-shell structure within the hole diameter of 100 nm of the vertical NAND string, the⁸ thickness of the gate stack is limited to ~20 nm

TLC: 3 bits/cell $\rightarrow$ 8 Vt level MW $\approx$ 6V



QLC: 4 bits/cell $\rightarrow$ 16 Vt level MW $\approx$ 7.5 V



Design constraints

Gate stack thickness, $t \leq 19$ nm





Write voltage ≤ 15 V

Memory window, MW ≥ 6.5 V

Ferroelectricity

CMOS compatible HfO_2 -based
fluorite-structure ferroelectric

Orthorhombic $Pca2_1$ structure



A ferroelectric is an insulator with a spontaneous polarization, which can be switched by an above coercive voltage .


Ferroelectrics in microelectronics: Why now?

1. Ramtron (acquired by Cypress Semiconductor), Texas Instruments, and Fujitsu marketed FRAM products for niche, low-volume applications such as smart cards, energy meters, airplane black boxes, radio frequency tags and wearable medical devices, as well as for code storage in microcontrollers.


2. Controlled annealing in fluorite structure oxides (such as those based on HfO_2 and ZrO_2 and their alloyed variants) leads to ferroelectricity.

- Boscke *et al.* *Appl. Phys. Lett.* 99, 112904 (2011)
- Boscke *et al.* *2011 IEEE Int. Electron Devices Meeting*. p. 24.5.1–24.5.4 (IEEE, 2011).
- Muller *et al.* *Nano Lett.* 12, 4318 (2012)

Perovskite-structure
ferroelectric oxide
(ABO_3)



Fluorite-structure
ferroelectric oxide
(BO_2)



2011→2023

Discovery of Ferroelectricity in HfO₂

APPLIED PHYSICS LETTERS 99, 112904 (2011)

Phase transitions in ferroelectric silicon doped hafnium oxide

T. S. Böske,^{1,2,a,b)} St. Teichert,^{3,b)} D. Bräuhäus,⁴ J. Müller,⁵ U. Schröder,^{2,b)} U. Böttger,⁴ and T. Mikolajick^{2,6}

¹Löberwallgraben 2, 99096 Erfurt, Germany

²NamLab gGmbH, 01187 Dresden, Germany


³UAS Jena, Department of SciTec, 07745 Jena, Germany

⁴RWTH Aachen, Institut für Werkstoffe der Elektrotechnik, 52062 Aachen, Germany

⁵Fraunhofer Center Nanoelectronic Technologies (CNT), 01099 Dresden, Germany

⁶Department of Nanoelectronic Materials, University of Technology Dresden, 01062 Dresden, Germany



(Received 18 July 2011; accepted 19 August 2011; published online 15 September 2011)



Demonstration of high-density Ferroelectric RAM


NVDRAM: A 32Gb Dual Layer 3D Stacked Non-volatile Ferroelectric Memory with Near-DRAM Performance for Demanding AI Workloads

N. Ramaswamy, A. Calderoni, J. Zahurak, G. Servalli, A. Chavan, S. Chhajer, M. Balakrishnan, M. Fischer, M. Hollander, D. P. Ettisserry, A. Liao, K. Karda, M. Jerry, M. Mariani, A. Visconti, B. R. Cook, B. D. Cook, D. Mills, A. Torsi, C. Mouli, E. Byers, M. Helm, S. Pawlowski, S. Shiratake, and N. Chandrasekaran
Micron Technology Inc., Boise, USA, email: dramaswamy@micron.com





Ramaswamy et al. IEDM 2023

Ferroelectric field-effect transistors (FEFETs)




FEFET is a FET wherein the threshold voltage gets shifted by the direction and magnitude of the “remnant” polarization.

Charge trap flash vs. ferroelectric flash




CTF that stores data in the form of charge.

Charge trap flash vs. ferroelectric flash




A Positive PGM pulse sets the V_t to high V_t state in CTF NAND.

Charge trap flash vs. ferroelectric flash



A Positive PGM pulse sets the V_t to high V_t state in CTF NAND.


Charge trap flash vs. ferroelectric flash



A Positive PGM pulse sets the V_t to high V_t state in CTF NAND.


On the contrary, a Positive PGM pulse sets the V_t to low V_t state in a FEFET.

Charge trap flash vs. ferroelectric flash




A Negative ERS pulse sets the V_t to low V_t state in CTF NAND.

Charge trap flash vs. ferroelectric flash



A Negative ERS pulse sets the V_t to low V_t state in CTF NAND.



Charge trap flash vs. ferroelectric flash



A Negative ERS pulse sets the V_t to low V_t state in CTF.



On the contrary, a Negative ERS pulse sets the V_t to high V_t state in FEFET.

Charge trap flash vs. ferroelectric flash




Negative ERS pulse sets the V_t to high V_t state in FEFET

Charge trap flash vs. ferroelectric flash




$$MW = V_{TH} - V_{TL}$$

Ferroelectric flash



The maximum memory window of a FeFET is theoretically limited by the memory window of the ferroelectric layer.


Memory window of FEFETs is limited by V_c



$$MW \leq 2V_c = 2E_c \times t_f$$

The maximum memory window of an FeFET is theoretically limited by the memory window of the ferroelectric layer.



Memory window of FEFETs is limited by V_c



$$MW \leq 2V_c = 2E_c \times t_f$$



The maximum memory window of an FeFET is theoretically limited by the memory window of the ferroelectric layer.

Increasing the MW by dielectric insertion



10 nm HZO layer leads to maximum memory window of 2.9 V.


Increasing the MW by dielectric insertion



Increasing the MW by dielectric insertion




19 nm





Introducing 1 nm Al₂O₃ intermediate layer dramatically memory window to 5.3 V.

Memory window of FEFETs is limited by V_c




Increasing the MW by dielectric insertion



FE 8 nm – AlO 3 nm – FE 8 nm leads to a 7.3 V maximum MW for a 14 V write voltage.


Increasing the MW by dielectric insertion



30

Das, Khan, et al. IEDM 2023 (highlight paper): [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Position and choice of the dielectric




- GBL stacks have higher MW than TDL stacks for similar thickness and material.
- SiO₂ in GBL and Al₂O₃ in TDL gives higher MW for similar dielectric thickness

Fernandes, Khan et al. *Material choices for tunnel dielectric layer and gate blocking layer for ferroelectric NAND applications*. IEEE Electron Device Letter 45, 1776 - 1779 (2024).


<https://doi.org/10.1109/LED.2024.3437239>

Position and choice of the dielectric





Fernandes, Khan et al. *Optimizing Memory Window for Ferroelectric Nand Applications: An Experimental Study on Dielectric Material Selection and Layer Positioning*. IEEE Transactions on Electron Devices 72, 234 - 239 (2024).
<https://doi.org/10.1109/TED.2024.3504475>

Increasing the MW by dielectric insertion





Increasing the MW by dielectric insertion



SK Hynix Yoon et al. VLSI 2023





Samsung Lim et al. IEDM 2023



Georgia Tech Das et al. IEDM 2023



Micron Sharma et al. VLSI 2025




Increasing the MW by dielectric insertion

Our results


Batch 1: Tunnel Dielectric Layer

Das et al., IEDM 2023:




Batch 2: Choice and position of dielectric insert

Fernandes et al., EDL 2024:




Batch 3: Hybrid structures

Fernandes et al., TED 2024:




Batch 4: Channel materials

Fernandes et al., IMW 2025:




0.5 nm TDL inserts

Lee et al., TED 2024:



AOS channels

Yoo et al., VLSI 2024:



Joh et al., IEDM 2024:




Gate blocking layer

Lim et al., IEDM 2023:



Hu et al., EDL 2024:



Yang et al., ICSIST 2024:




Hu et al., EDL 2024:




Chu et al., EDL 2024:




Kuk et al., IEDM 2024:




Qin et al., IEDM 2024:



Han et al., IRPS 2025:



G. Kim et al., IEDM 2024:




Ferroelectrics:



Dielectrics:





Channel IL:





Semiconductor:




Increasing the MW by dielectric insertion



Increasing the MW by dielectric insertion




Where is the MW enhancement coming from?



Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Where is the MW enhancement coming from?



Trapped charges are the key differentiator.

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Modeling framework

1. Ferroelectric switching kinetics

Preisach model was adopted to describe the steady-state characteristics of the ferroelectric polarization.

The saturated polarization hysteresis loop is defined as

$$P_{\text{sat},i}^+(E_i) = P_{s,i} \tanh[(E_i - E_{c,i})/2\delta_i] \quad \text{If } dE_i/dt > 0$$

$$P_{\text{sat},i}^-(E_i) = -P_{\text{sat},i}^+(-E_i) \quad \text{If } dE_i/dt < 0$$

where

$$\delta_i = E_{c,i} \left[\ln \left(\frac{1 + P_{r,i}/P_{s,i}}{1 - P_{r,i}/P_{s,i}} \right) \right]^{-1} \quad \text{For } i = 1, 2$$

The derivative of the polarization is given by

$$\frac{dP_{f,i}}{dE_i} = \Gamma_i \frac{dP_{\text{sat},i}}{dE_i} \quad \text{For } i = 1, 2$$


where

$$\Gamma_i = 1 - \tanh \left[\left(\frac{P_{f,i} - P_{\text{sat},i}}{\xi_i P_{s,i} - P_{f,i}} \right)^{1/2} \right]$$

$\xi_i = +1$ when $dE_i/dt > 0$ and $\xi_i = -1$ when $dE_i/dt < 0$

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Algorithm flow for Numerical Simulation



Modeling framework

2. Rate equations for trapping and de-trapping

Assuming single level traps, define

$N_{t,1} / P_{t,1}$: Acceptor/Donor-like trap density at HZO/ Al_2O_3


$n_{t,1} / p_{t,1}$: Trapped electron/hole density at HZO/ Al_2O_3

$N_{t,2} / P_{t,2}$: Acceptor/Donor-like trap density at $\text{Al}_2\text{O}_3/\text{HZO}$

$n_{t,2} / p_{t,2}$: Trapped electron/hole density at $\text{Al}_2\text{O}_3/\text{HZO}$

$N_{t,3} / P_{t,3}$: Acceptor/Donor-like trap density at HZO/ SiO_2

$n_{t,3} / p_{t,3}$: Trapped electron/hole density at HZO/ SiO_2



The net trapped charges $\sigma_{t,i}$ are

$$\sigma_{t,i} = q(p_{t,i} - n_{t,i}) \quad \text{For } i = 1, 2, 3$$

The emission mechanism of the trapped charges at $\text{Al}_2\text{O}_3/\text{HZO}$ ($\text{HZO}/\text{Al}_2\text{O}_3$) interfaces are assumed to be Fowler-Nordheim (FN) tunneling $\rightarrow \text{Al}_2\text{O}_3$ as “Tunnel Dielectric Layer”

$$\tau_{en(p),i=2(1)} = \tau_{cn(p),i=1(2)} = \tau_0 \exp \left(-\frac{4 \sqrt{2m_{AO}} \Phi_{Tn(p),AO}^3}{3q\hbar E_{AO}} \right)$$

3. Nonlinear Poisson-Boltzmann equation

For gate oxides, $\frac{\partial D}{\partial x} = 0$


With boundary conditions of the displacement field D continuity at the interfaces i with given $P_{f,i}$ and $\sigma_{t,i}$

For semiconductors,


$$\frac{\partial^2 \varphi}{\partial x^2} = -\frac{q}{\epsilon_s} [p_{po}(\exp(-\beta\varphi) - 1) - n_{po}(\exp(\beta\varphi) - 1)]$$

Thus, Flat band voltage is given by

$$V_{FB} = \phi_{MS} - \frac{\sigma_{it}(\psi_s)}{C_{tot}} - \frac{P_{f,1} + \sigma_{t,1} + \sigma_{t,2} + \sigma_{t,3}}{C_{f,1}} - \frac{\sigma_{t,2} + \sigma_{t,3}}{C_d} - \frac{P_{f,2} + \sigma_{t,3}}{C_{f,2}}$$



Experimental Calibration




Charge trapping in Al_2O_3 required to match the MW for 8/3/8 and 9/1/9.

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Symbols	Description	19	9/1/9	8/3/8
ϵ_i	Dielectric constant of SiO_2	3.9	3.9	3.9
ϵ_d	Dielectric constant of Al_2O_3	-	8.9	8.9
ϵ_f	Dielectric constant of HZO	28	27	26
P_s	Saturated polarization	$20 \mu\text{C}/\text{cm}^2$	$15 \mu\text{C}/\text{cm}^2$	$15 \mu\text{C}/\text{cm}^2$
P_r	Remanent polarization	$17 \mu\text{C}/\text{cm}^2$	$13 \mu\text{C}/\text{cm}^2$	$13 \mu\text{C}/\text{cm}^2$
E_c	Coercive field	1.2 MV/cm	1.2 MV/cm	1.2 MV/cm
m_{AO}	Tunneling mass of Al_2O_3	-	$0.5 m_0$	$0.5 m_0$
m_{IL}	Tunneling mass of SiO_2	$0.5 m_0$	$0.5 m_0$	$0.5 m_0$
$\Phi_{\text{Bn,IL}}$	SiO_2 electron de-trapping barriers	2.35 eV	2.35 eV	2.35 eV
$\Phi_{\text{Bp,IL}}$	SiO_2 hole de-trapping barriers	2.85 eV	2.85 eV	2.85 eV
$\Phi_{\text{Tn,AO}}$	Al_2O_3 electron tunneling barriers	-	1.20 eV	1.20 eV
$\Phi_{\text{Tp,AO}}$	Al_2O_3 hole tunneling barriers	-	1.40 eV	1.40 eV
$N_{\text{t1}}, P_{\text{t1}}$	Electron, hole Trap density at interface 1	-	$6.2 \times 10^{13} \text{cm}^{-2}$	$6.2 \times 10^{13} \text{cm}^{-2}$
$N_{\text{t2}}, P_{\text{t2}}$	Electron, hole Trap density at interface 2	-	$6.2 \times 10^{13} \text{cm}^{-2}$	$6.2 \times 10^{13} \text{cm}^{-2}$
$N_{\text{t3}}, P_{\text{t3}}$	Electron, hole Trap density at interface 3	$1.2 \times 10^{14} \text{cm}^{-2}$	$1.2 \times 10^{14} \text{cm}^{-2}$	$1.2 \times 10^{14} \text{cm}^{-2}$
D_{it}	Density of states at Si/SiO_2	$1.2 \times 10^{14} \text{cm}^{-2} \text{eV}^{-1}$	$1.4 \times 10^{14} \text{cm}^{-2} \text{eV}^{-1}$	$1.4 \times 10^{14} \text{cm}^{-2} \text{eV}^{-1}$
	Intrinsic time constant for tunneling	1 ns	1 ns	1 ns


Decoupling the impacts of different trapping mechanisms




Trap effects are responsible for the observed MW trend
(MW: 8/3/8 > 9/1/9 > 19)

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)


MW enhancement mechanism with band diagrams



MW mechanism




MW mechanism



Enhancement of memory window
 $\Delta MW \approx 2 \times$ voltage drop across
 Al_2O_3 at flatband

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)


MW mechanism



Enhancement of memory window
 $\Delta MW \approx 2 \times$ voltage drop across
 Al₂O₃ at flatband


Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Where does the built-in electric field come from?



Das, D., et al. IEDM 2023:
[10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)


Where does the built-in electric field come from?




Built-in electric field due to defect dipole in the dielectric induced by the ferroelectric polarization leads to the MW enhancement.

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Why do we call it a tunnel dielectric?




The interface trapped charges is hypothesized to interchange position via tunneling!



Why do we call it a tunnel dielectric?


The interface trapped charges is hypothesized to interchange position via tunneling!



The emission mechanism of the trapped charges at $\text{Al}_2\text{O}_3/\text{HZO}$ ($\text{HZO}/\text{Al}_2\text{O}_3$) interfaces are assumed to be Fowler-Nordheim (FN) tunneling $\rightarrow \text{Al}_2\text{O}_3$ as “Tunnel Dielectric Layer”

$$\tau_{\text{en(p)},i=2(1)} = \tau_{\text{cn(p)},i=1(2)} = \tau_0 \exp \left(- \frac{4 \sqrt{2m_{\text{AO}}} \Phi_{\text{Tn(p),AO}}^3}{3q\hbar E_{\text{AO}}} \right)$$

MW enhancement mechanism by screening charges












FE gate stack
with TDL
($t_{\text{HZO}}/t_{\text{ALO}}/t_{\text{HZO}} = 9/1/9 \text{ nm}$)

- The screening charges at interfaces between the inserted ALO layer and FE can help to *increase* the MW by inducing the additional dipoles across the TDL in the same direction as FE polarization.

Das, Khan, et al. IEDM 2023 (highlight paper): [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Charge trap flash vs ferroelectric flash

	Structure	Characteristics	Band diagram at FB condition	Attributes
Charge Trap Flash	 Charge Trap Nitride			✓ Large MW × Large Write Voltage Mechanism: Trapping
Conventional FEFET	 Ferroelectric (FE)			× Low MW ✓ Low Write Voltage Mechanism: Polarization Switching
Proposed FEFET	 Al₂O₃ tunnel Oxide			✓ Large MW ✓ Moderate Write Voltage Mechanism: Polarization Switching + Trapping + Tunneling

What about reliability of ferroelectric NAND?

Performance

Memory window

Device Reliability

Retention

Disturb

Write
Endurance


Array-level Reliability

Lateral charge
migration

Device-device
variation

Ferroelectric NAND gate stacks


FE
(reference)




Gate blocking layer (GBL) **Tunnel dielectric layer (TDL)**

14/4(Si)

SiO₂ 4 nm



8/3(Al)/8




56

Venkatesan, Khan, et al. IRPS 2025 (Best Student Paper): <https://doi.org/10.1109/IRPS48204.2025.10982749>


Venkatesan, Khan, et al. EDL 2025 (Editor's Pick): [10.1109/LED.2024.3523235](https://doi.org/10.1109/LED.2024.3523235)



Retention characterization




MW loss in FE-NAND



Gate blocking layer (GBL) Tunnel dielectric layer (TDL)






GBL Retention loss



The high field across the GBL drives out the MW enhancing charges leading to loss of the MW enhancement.

GBL Retention loss

B, t1
 $P_r > Q'_{it}$






When Q'_{it} reduces below P_r , the field in the ferroelectric layer becomes depolarizing.

GBL Retention loss


$C, t_2 > t_1$

$P_r > Q'_{it}$



This combination of detrapping of MW enhancing charges and depolarization of ferroelectric layer leads to retention loss

TDL Retention loss




The overcompensated charge density at the FE-TDL interface, protected by the FE layers, maintains the non-depolarizing field across the FE, leading to robust retention.

TDL Retention loss



$B', t1$ and $C', t2 > t1$

$P_r < Q'_{it}$



The overcompensated charge density at the FE-TDL interface, protected by the FE layers, maintains the non-depolarizing field across the FE, leading to robust retention.


Retention benchmark




Venkatesan, P., et al.
IRPS 2025

Moving the dielectric to the middle of the FE gate stack, energetically stabilizes the MW.

Solving retention degradation in GBL FE-NAND





**After Erase
(*E*-field engineered)**



Kuk et al.
IEDM 2024

Retention benchmark



Venkatesan, P., et al.
IRPS 2025

Moving the dielectric to the middle of the FE gate stack, energetically stabilizes the MW.

What about reliability of ferroelectric NAND?

Performance

Memory window

Device Reliability

Retention

Disturb



Write
Endurance

Array-level Reliability

Lateral charge
migration

Device-device
variation

Disturb in Ferroelectric NAND





A pass voltage is applied to unaddressed cells while accessing a different cell along the bit line. This pass voltage could disturb the V_T of the cell either due to electron trapping or polarization back switching.

Venkatesan, P., et al. EDL 2024: [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)




Disturb characterization



PGM state: possibility of electron trapping





ERS state: possibility of polarization back flip







A pass voltage is applied to unaddressed cells while accessing a different cell along the bit line







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization




Disturb characterization



Disturb characterization




Disturb mitigation




We introduce a mitigation pulse to detrap the electrons trapped due to the disturb pulses

Disturb characterization



Venkatesan, P., et al. EDL 2024: [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)


Summary of Pass disturb



Mitigation scheme reduces pass disturb down to 4%!!

93

Venkatesan, P., et al. EDL 2024: [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)



What about reliability of ferroelectric NAND?

Performance

Memory window

Device Reliability

Retention

Disturb



Write
Endurance

Array-level Reliability

Lateral charge migration

Device-device variation

Write Endurance




Endurance decreases with increasing MW

IL degradation drives V_t shift in FEFETs

Venkatesan, P., et al. IMW 2025


Write Endurance

Standard FEFETs









- Small MW
- $V_{\text{write}} / V_{\text{BD}}$ lower than 1
- IL degradation dominates
- MW closure
- Minimal FE degradation

Engineered FEFETs






- Large MW
- $V_{\text{write}} / V_{\text{BD}}$ close to 1
- Rapid IL degradation
- Increased risk of hard breakdown

Write Endurance



Amorphous oxide semiconductor channel



Poly Si Vs. Oxide Channel




Amorphous oxide semiconductor channel

Write voltage and Memory window

Poly Si Vs. Oxide Channel




Retention characteristics



Fernandes et al. Comparative Study of Channel Materials for Ferroelectric NAND Applications. IEEE International Memory Workshop (IMW) 2025.
[10.1109/IMW61990.2025.11026973](https://doi.org/10.1109/IMW61990.2025.11026973)

Retention – endurance trade off



Insertion of IL improves improves retention characteristics
 But Introduction of IL leads to poor endurance

What about reliability of ferroelectric NAND?

Performance

Memory window

Device Reliability

Retention
✓ Demonstrated

Disturb
✓ Demonstrated

Write Endurance
⚠ Under Evaluation


Array-level Reliability

Lateral charge migration
⚠ Under Evaluation

Device-device variation
⚠ Under Evaluation


Lateral charge migration

Charge Trap Flash



Lateral charge migration prevents aggressive Z-scaling for 3D NAND.


Ferroelectric flash







The nature of trapped charges at the ferroelectric—interlayer interface will determine the scaling potential of ferroelectric 3D NAND technology.

Ferroelectrics for Future NAND Storage Technology

Ferroelectric augmentation can provide enable NAND scaling in future generations



Our team



Collaborators:

Prof. Andrea Padovani, DIEF, UNIMORE
 Dr. Gaurav Thareja, Dr. Luca Larcher, Applied Materials
 Prof. Lauren Garten, Prof. Shimeng Yu, Prof. Suman Datta, Georgia Tech

Our sponsors





midtown

ATLANTA

