

Pushing the limits of NAND scaling with *Ferroelectrics*

Asif Khan

Associate Professor

School of Electrical and Computer Engineering and of Materials Science and Engineering
Georgia Institute of Technology
akhan40@gatech.edu





Prasanna Venkatesan

PhD Student

School of Electrical and Computer Engineering
Georgia Institute of Technology
pravindran6@gatech.edu

AVS 71 | September 25, 2025 | Charlotte, NC

Our team



Collaborators:

Prof. Andrea Padovani, DIEF, UNIMORE
 Dr. Gaurav Thareja, Dr. Luca Larcher, Applied Materials
 Prof. Lauren Garten, Prof. Shimeng Yu, Prof. Suman Datta, Georgia Tech

Our sponsors




The World of Chips




iPhone 17
A19 Chip

**~20 Billion
Transistors**



NVIDIA Blackwell

**~200 Billion
Transistors**



Cerebras Wafer Scale Engine
AI Superchip

**~2 Trillion
Transistors**



Solid State Hard-drives
NAND Storage

**~5 Trillion
Transistors**


The NAND Storage Technology in the Age of AI

Storage
Client, Mobile, and
Enterprise



230+ layers
2.4 GB/s


Source: Micron




Source: The Business Research Company

Processing and storing data in AI effectively and cost efficiently can require HBM for the actual AI training, but also various types of NAND-based solid-state storage to support the data flows needed to and from the HBM.




How to pack 50 Trillion Transistors – Vertical NAND




Bit Cost Scalable (BiCS) Architecture of Vertical NAND



SEM cross-section of Samsung V-NAND stack



Bit Cost Scalable (BiCS) Architecture of Vertical NAND




C. Lu (Macronix), et al., "3D Non-Volatile Memories for Terabit Era", *International Symposium on Nonvolatile Memory*, Taiwan 2017


8/15/26

7


Evolution of Vertical NAND technology




Evolution of vertical NAND Technology



2014
First 3D NAND, Samsung
24 Layers, MLC




2022-2025
Samsung 236L TLC
SK Hynix 238L TLC
Micron 232L TLC
192L QLC



2030
?


Challenges of vertical NAND flash scaling




Z-scaling

- ① Lateral charge migration
- ② Inter-WL reliability
- ③ High write voltage
- ④ Endurance
- ⑤ Device-device variation

⋮




The future of NAND flash technology




To accommodate the core-shell structure within the hole diameter of 100 nm of the vertical NAND string, the¹⁴ thickness of the gate stack is limited to ~20 nm

TLC: 3 bits/cell $\rightarrow$ 8 Vt level MW $\approx$ 6V



QLC: 4 bits/cell $\rightarrow$ 16 Vt level MW $\approx$ 7.5 V



Design constraints

Gate stack thickness, $t \leq 19$ nm





Write voltage ≤ 15 V

Memory window, MW ≥ 6.5 V

Ferroelectricity

CMOS compatible HfO_2 -based
fluorite-structure ferroelectric

Orthorhombic $Pca2_1$ structure



A ferroelectric is an insulator with a spontaneous polarization,
which can be switched by an above coercive voltage .


Ferroelectrics in microelectronics: Why now?

1. Ramtron (acquired by Cypress Semiconductor), Texas Instruments, and Fujitsu marketed FRAM products for niche, low-volume applications such as smart cards, energy meters, airplane black boxes, radio frequency tags and wearable medical devices, as well as for code storage in microcontrollers.


2. Controlled annealing in fluorite structure oxides (such as those based on HfO_2 and ZrO_2 and their alloyed variants) leads to ferroelectricity.

- Boscke *et al.* *Appl. Phys. Lett.* 99, 112904 (2011)
- Boscke *et al.* *2011 IEEE Int. Electron Devices Meeting*. p. 24.5.1–24.5.4 (IEEE, 2011).
- Muller *et al.* *Nano Lett.* 12, 4318 (2012)

Perovskite-structure
ferroelectric oxide
(ABO_3)



Fluorite-structure
ferroelectric oxide
(BO_2)



2011→2023

Discovery of Ferroelectricity in HfO₂

APPLIED PHYSICS LETTERS 99, 112904 (2011)

Phase transitions in ferroelectric silicon doped hafnium oxide

T. S. Böske,^{1,2,a,b)} St. Teichert,^{3,b)} D. Bräuhäus,⁴ J. Müller,⁵ U. Schröder,^{2,b)} U. Böttger,⁴ and T. Mikolajick^{2,6}

¹Löberwallgraben 2, 99096 Erfurt, Germany

²NamLab gGmbH, 01187 Dresden, Germany


³UAS Jena, Department of SciTec, 07745 Jena, Germany

⁴RWTH Aachen, Institut für Werkstoffe der Elektrotechnik, 52062 Aachen, Germany

⁵Fraunhofer Center Nanoelectronic Technologies (CNT), 01099 Dresden, Germany

⁶Department of Nanoelectronic Materials, University of Technology Dresden, 01062 Dresden, Germany


(Received 18 July 2011; accepted 19 August 2011; published online 15 September 2011)



Demonstration of high-density Ferroelectric RAM

NVDRAM: A 32Gb Dual Layer 3D Stacked Non-volatile Ferroelectric Memory with Near-DRAM Performance for Demanding AI Workloads

N. Ramaswamy, A. Calderoni, J. Zahurak, G. Servalli, A. Chavan, S. Chhajer, M. Balakrishnan, M. Fischer, M. Hollander, D. P. Ettisserry, A. Liao, K. Karda, M. Jerry, M. Mariani, A. Visconti, B. R. Cook, B. D. Cook, D. Mills, A. Torsi, C. Mouli, E. Byers, M. Helm, S. Pawlowski, S. Shiratake, and N. Chandrasekaran
Micron Technology Inc., Boise, USA, email: dramaswamy@micron.com




BEOL
Metallization
+ MIM Cap.

Layer 2
(1T1C Array)


Layer 1
(1T1C Array)

CMOS
Under Array





Ramaswamy et al. IEDM 2023

Ferroelectric field-effect transistors (FEFETs)





FEFET is a FET wherein the threshold voltage gets shifted by the direction and magnitude of the “remnant” polarization.

Charge trap flash vs. ferroelectric flash




Charge trap flash vs. ferroelectric flash




CTF that stores data in the form of charge

Charge trap flash vs. ferroelectric flash




Positive PGM pulse sets the V_t to high V_t state in CTF

Charge trap flash vs. ferroelectric flash





Positive PGM pulse sets the V_t to high V_t state in CTF

Charge trap flash vs. ferroelectric flash




On the contrary, Positive PGM pulse sets the V_t to low V_t state in FEFET

Charge trap flash vs. ferroelectric flash





Negative ERS pulse sets the V_t to low V_t state in CTF

Charge trap flash vs. ferroelectric flash





Negative ERS pulse sets the V_t to low V_t state in CTF

Charge trap flash vs. ferroelectric flash





Negative ERS pulse sets the V_t to high V_t state in FEFET

Charge trap flash vs. ferroelectric flash




Negative ERS pulse sets the V_t to high V_t state in FEFET

Charge trap flash vs. ferroelectric flash



$$MW = V_{TH} - V_{TL}$$


Memory window of FEFETs is limited by V_c



$$MW \leq 2V_c = 2E_c \times t_f$$

The maximum memory window of an FeFET is theoretically limited by the memory window of the ferroelectric layer.

Increasing the MW by dielectric insertion




10 nm HZO layer leads to maximum memory window of 2.9 V.

Increasing the MW by dielectric insertion





19 nm



Introducing 1 nm Al₂O₃ intermediate layer dramatically memory window to 5.3 V.



Increasing the MW by dielectric insertion

(a) Reference (Only HZO) Novel structure (HZO/ Al_2O_3 /HZO) (b)





A homogeneous 1 nm Al_2O_3 TDL is clearly visible in the HRTEM image suggesting the formation of Al_2O_3 interlayer with uniform thickness and full coverage

Memory window of FEFETs is limited by V_c





Increasing the MW by dielectric insertion




FE 8 nm – AlO 3 nm – FE 8 nm leads to a 7.3 V maximum MW for a 14 V write voltage.

Increasing the MW by dielectric insertion





Position and choice of the dielectric



- GBL stacks have higher MW than TDL stacks for similar thickness and material.
- SiO₂ in GBL and Al₂O₃ in TDL gives higher MW for similar dielectric thickness



Increasing the MW by dielectric insertion





- Ferroelectric:** $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$
- Dielectrics:** SiO_2 , Al_2O_3 , HfO_2 , Si_3N_4
- Channel IL:** SiO_2
- Semiconductor:** Bulk Si, Poly Si, SOI, IWO

Increasing the MW by dielectric insertion



SK Hynix
Yoon et al. VLSI 2023



Samsung
Lim et al. IEDM 2023



Georgia Tech
Das et al. IEDM 2023




Increasing the MW by dielectric insertion

Our results


Batch 1: Tunnel Dielectric Layer

Das et al., IEDM 2023:




Batch 2: Choice and position of dielectric insert

Fernandes et al., EDL 2024:




Batch 3: Hybrid structures

Fernandes et al., TED 2024:




Batch 4: Channel materials

Fernandes et al., IMW 2025:




0.5 nm TDL inserts

Lee et al., TED 2024:



AOS channels

Yoo et al., VLSI 2024:




Joh et al., IEDM 2024:




Gate blocking layer

Lim et al., IEDM 2023:



Hu et al., EDL 2024:




Yang et al., ICSIST 2024:




Hu et al., EDL 2024:




Chu et al., EDL 2024:




Kuk et al., IEDM 2024:




Qin et al., IEDM 2024:



Han et al., IRPS 2025:



G. Kim et al., IEDM 2024:




Ferroelectrics:



Dielectrics:



Channel IL:




Semiconductor:





An Active Area of Research – Ferroelectrics for V-NAND

“Ferroelectric” + “NAND”



Increasing the MW by dielectric insertion




Key questions to address for ferroelectric NAND?

- ① Retention
- ② Disturb
- ③ Write endurance
- ④ Lateral charge migration
- ⑤ Device-device variation
- ⋮

Ferroelectric NAND gate stacks


FE
(reference)



Gate blocking layer (GBL)


14/4(Si)

SiO₂ 4 nm






Tunnel dielectric layer (TDL)




8/3(Al)/8






Retention characterization






Retention characterization




Retention characterization




Retention characterization



MW






MW loss in FE-NAND



Gate blocking layer (GBL) Tunnel dielectric layer (TDL)




Write Endurance



Venkatesan, P.,
et al. IMW 2025


Lateral charge migration

Charge Trap Flash



Lateral charge migration prevents aggressive Z-scaling for 3D NAND.

Ferroelectric flash




The nature of trapped charges at the ferroelectric—interlayer interface will determine the scaling potential of ferroelectric 3D NAND technology.

What about reliability of ferroelectric NAND?

① Retention	✅ Demonstrated
② Disturb	✅ Demonstrated
③ Write endurance	⚠ Under Evaluation
④ Lateral charge migration	⚠ Under Evaluation
⑤ Device-device variation	⚠ Under Evaluation
⋮	

Ferroelectrics for Future NAND Storage Technology

Ferroelectric augmentation can provide enable NAND scaling in future generations



Our team



Prasanna
Venkatesan



Lance
Fernandes



Salma
Soliman



Taeyoung
Song



Zekai
Wang



Dr. Hang
Chen



Yu Hsin
Kuo



Nashrah
Afroze



Priyanka
Ravikumar



Jiayi Chen



Dr. Mengkun
Tian



Dr. Chinsung
Park (SK Hynix)



Dr. Dipjyoti
Das (NIT Silchar)



Dr. Zheng
Wang (Micron)



Dr. Sarah
Lombardo (TEL)



Dr. Nujhat
Tasneem (Intel)



Anthony
Gaskell (Micron)

Collaborators:

Prof. Andrea Padovani, DIF, UNIMORE

Dr. Gaurav Thareja, Dr. Luca Larcher, Applied Materials

Prof. Lauren Garten, Prof. Shimeng Yu, Prof. Suman Datta, Georgia Tech

Our sponsors



Semiconductor
Research
Corporation



EMD
PERFORMANCE
MATERIALS



I A R P A

GT Georgia
Tech.



midtown

ATLANTA



References


- Das, D., Park, H., Wang, Z., Zhang, C., Ravindran, P. V., Park, C., ... & Khan, A. (2023, December). Experimental demonstration and modeling of a ferroelectric gate stack with a tunnel dielectric insert for NAND applications. In *2023 International Electron Devices Meeting (IEDM)* (pp. 1-4). IEEE. (Highlighted paper) [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)
- Das, D., Fernandes, L., Ravindran, P. V., Song, T., Park, C., Afroze, N., ... & Khan, A. (2024, May). Design framework for ferroelectric gate stack engineering of vertical NAND structures for efficient TLC and QLC operation. In *2024 IEEE International Memory Workshop (IMW)* (pp. 1-4). IEEE. [10.1109/IMW59701.2024.10536982](https://doi.org/10.1109/IMW59701.2024.10536982)
- Fernandes, L., Ravindran, P. V., Song, T., Das, D., Park, C., Afroze, N., ... & Khan, A. (2024). Material choices for tunnel dielectric layer and gate blocking layer for ferroelectric NAND applications. *IEEE Electron Device Letters*. [10.1109/LED.2024.3437239](https://doi.org/10.1109/LED.2024.3437239)
- Venkatesan, P., Park, C., Song, T., Fernandes, L., Das, D., Afroze, N., ... & Khan, A. (2024). Disturb and its mitigation in Ferroelectric Field-Effect Transistors with Large Memory Window for NAND Flash Applications. *IEEE Electron Device Letters*. (Editors' Pick) [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)
- Fernandes, L., Ravindran, P. V., Chen, J., Tian, M., Das, D., Chen, H., ... & Khan, A. (2024). Optimizing Memory Window for Ferroelectric Nand Applications: An Experimental Study on Dielectric Material Selection and Layer Positioning. *IEEE Transactions on Electron Devices*. [10.1109/TED.2024.3504475](https://doi.org/10.1109/TED.2024.3504475)
- Venkatesan, P., Fernandes, L., Ravikumar, P., Park, C., Tran, H., Wang, Z., ... & Khan, A. (2025). Demonstration of Robust Retention in Band engineered FEFETs for NAND Storage Applications using Tunnel Dielectric Layer. *IEEE Electron Device Letters*. (Editors' Pick) [10.1109/LED.2024.3523235](https://doi.org/10.1109/LED.2024.3523235)
- Venkatesan, P., Padovani, A., ... & Khan, A. (2025). Enhanced Memory Performance in Ferroelectric NAND applications: The Role of Tunnel Dielectric position for Robust 10-year Retention. In *2025 IEEE International Reliability Physics Symposium (IRPS)* (pp. 1-6). IEEE. (Highlighted paper)
- Fernandes, L., Ravindran, P. V., ... & Khan, A. (2025). Comparative Study of Channel Materials for Ferroelectric NAND Applications. In *2025 IEEE International Memory Workshop (IMW)* (pp. 1-4). IEEE. (Accepted)

Memory technologies – The state of the art

1

Memory

Hyperscale AI, and High-performance Computing




HBM3E: 12-high, 24 GB
Total 192 GB, 1.18 TB/s

Source: NVIDIA

2

Storage

Client, Mobile, and Enterprise



230+ layers
2.4 GB/s

Source: Micron

3

Embedded

Automotive




14nm eMRAM
16 MB

Source: Forbes

4

Emerging Memory



Ferroelectric NV-DRAM
32 Gb, 3D-stacked, multi-layer

Source: IEDM 2023