

Pushing the limits of NAND scaling with *Ferroelectrics*

Asif Khan

Associate Professor and onsemi Junior Professor

School of Electrical and Computer Engineering and of Materials Science and Engineering

Georgia Institute of Technology

akhan40@gatech.edu

Prasanna Venkatesan

Qubit Entanglement PhD Student Implementation

School of Electrical and Computer Engineering

Georgia Institute of Technology

pravindran6@gatech.edu

DRC 2025 | The 83rd Device Research Conference | June 25, 2025 | Duke U.




Memory technologies – The state of the art

1

Memory

Hyperscale AI, and High-performance Computing




HBM3E: 12-high, 24 GB
Total 192 GB, 1.18 TB/s

Source: NVIDIA

2

Storage

Client, Mobile, and Enterprise



230+ layers
2.4 GB/s

Source: Micron

3

Embedded

Automotive




14nm eMRAM
16 MB

Source: Forbes

4


Emerging Memory



Ferroelectric NV-DRAM
32 Gb, 3D-stacked, multi-layer


Source: IEDM 2023

The NAND Storage Technology




Source: Micron

Market size of Enterprise AI



Source: The Business Research Company

Storage requirements of Enterprise AI





Processing and storing data in AI effectively and cost efficiently can require HBM for the actual AI training, but also various types of NAND-based solid-state storage to support the data flows needed to and from the HBM.

Vertical NAND Scaling

Solid-state drive




3D NAND flash structure




A. Goda, IEDM 2024

Relentless innovations have led to a 50x improvement in bit areal density per decade.


Vertical NAND Scaling




Vertical NAND Scaling



2014
First 3D NAND, Samsung
24 Layers, MLC




2022-2025
Samsung 236L TLC
SK Hynix 238L TLC
Micron 232L TLC
192L QLC



2030
?


Challenges of vertical NAND flash scaling




Z-scaling

- ① Lateral charge migration
- ② Inter-WL reliability
- ③ High write voltage
- ④ Endurance
- ⑤ Device-device variation

⋮




The future of NAND flash technology




To accommodate the core-shell structure within the hole diameter of 100 nm of the vertical NAND string, the⁸ thickness of the gate stack is limited to ~20 nm

TLC: 3 bits/cell $\rightarrow$ 8 Vt level MW $\approx$ 6V



QLC: 4 bits/cell $\rightarrow$ 16 Vt level MW $\approx$ 7.5 V



Design constraints

Gate stack thickness, $t \leq 19$ nm





Write voltage ≤ 15 V

Memory window, MW ≥ 6.5 V

Ferroelectricity


CMOS compatible HfO_2 -based
fluorite-structure ferroelectric

Orthorhombic $Pca2_1$ structure




A ferroelectric is an insulator with a spontaneous polarization, which can be switched by an above coercive voltage .

Ferroelectric flash




FEFET is a FET wherein the threshold voltage gets shifted by the direction and magnitude of the “remnant” polarization.

Ferroelectric flash




PGM (positive voltage) pulse sets the V_t to high V_t state in FEFET

Ferroelectric flash



ERS (negative voltage) pulse sets the V_t to high V_t state in FEFET


Memory window of FEFETs is limited by V_c



$$MW \leq 2V_c = 2E_c \times t_f$$

The maximum memory window of an FeFET is theoretically limited by the memory window of the ferroelectric layer.


Memory window of FEFETs is limited by V_c



$$MW \leq 2V_c = 2E_c \times t_f$$



The maximum memory window of an FeFET is theoretically limited by the memory window of the ferroelectric layer.

Increasing the MW by dielectric insertion





10 nm HZO layer leads to maximum memory window of 2.9 V.

Increasing the MW by dielectric insertion





Introducing 1 nm Al₂O₃ intermediate layer dramatically memory window to 5.3 V.

Memory window of FEFETs is limited by V_c





Increasing the MW by dielectric insertion




FE 8 nm – AlO 3 nm – FE 8 nm leads to a 7.3 V maximum MW for a 14 V write voltage.

Increasing the MW by dielectric insertion




Position and choice of the dielectric





- GBL stacks have higher MW than TDL stacks for similar thickness and material.
- SiO₂ in GBL and Al₂O₃ in TDL gives higher MW for similar dielectric thickness

Position and choice of the dielectric





Increasing the MW by dielectric insertion





- Ferroelectric:** Hf_{0.5}Zr_{0.5}O₂
- Dielectrics:** SiO₂, Al₂O₃, HfO₂, Si₃N₄
- Channel IL:** SiO₂
- Semiconductor:** Bulk Si, Poly Si, SOI, IWO

Increasing the MW by dielectric insertion



SK Hynix
Yoon et al. VLSI 2023



Samsung
Lim et al. IEDM 2023



Georgia Tech
Das et al. IEDM 2023




Increasing the MW by dielectric insertion

Our results


Batch 1: Tunnel Dielectric Layer

Das et al., IEDM 2023:




Batch 2: Choice and position of dielectric insert

Fernandes et al., EDL 2024:




Batch 3: Hybrid structures

Fernandes et al., TED 2024:




Batch 4: Channel materials

Fernandes et al., IMW 2025:




0.5 nm TDL inserts

Lee et al., TED 2024:



AOS channels

Yoo et al., VLSI 2024:



Joh et al., IEDM 2024:




Gate blocking layer

Lim et al., IEDM 2023:



Hu et al., EDL 2024:



Yang et al., ICSIST 2024:




Hu et al., EDL 2024:




Chu et al., EDL 2024:




Kuk et al., IEDM 2024:




Qin et al., IEDM 2024:



Han et al., IRPS 2025:



G. Kim et al., IEDM 2024:




Ferroelectrics:



Dielectrics:





Channel IL:




Semiconductor:



Increasing the MW by dielectric insertion



MW enhancement mechanism by screening charges




Conventional MFIS
($t_{\text{HZO}} = 19 \text{ nm}$)

- The screening of FE polarization bound charge at FE/IL interface *decreases* the MW by lowering the overall potential generated by FE bound charges

Das, Khan, et al. IEDM 2023 (highlight paper): [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

MW enhancement mechanism by screening charges












FE gate stack
with TDL
($t_{\text{HZO}}/t_{\text{ALO}}/t_{\text{HZO}} = 9/1/9$ nm)

- The screening charges at interfaces between the inserted ALO layer and FE can help to *increase* the MW by inducing the additional dipoles across the TDL in the same direction as FE polarization.

Das, Khan, et al. IEDM 2023 (highlight paper): [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Charge trap flash vs ferroelectric flash


	Structure	Characteristics	Band diagram at FB condition	Attributes
Charge Trap Flash	 Charge Trap Nitride		 CTN	✓ Large MW × Large Write Voltage Mechanism: Trapping
Conventional FEFET	 Ferroelectric (FE)		 FE	× Low MW ✓ Low Write Voltage Mechanism: Polarization Switching
Proposed FEFET	 Al₂O₃ tunnel Oxide		 Al₂O₃ FE	✓ Large MW ✓ Moderate Write Voltage Mechanism: Polarization Switching + Trapping + Tunneling

What about reliability of ferroelectric NAND?

- ① Retention
- ② Disturb
- ③ Write endurance
- ④ Lateral charge migration
- ⑤ Device-device variation
- ⋮

Ferroelectric NAND gate stacks

FE
(reference)




Gate blocking layer (GBL)

14/4(Si)

SiO₂ 4 nm

HZO
14 nm




Tunnel dielectric layer (TDL)

8/3(Al)/8




HZO 8 nm

Al₂O₃ 3 nm




HZO 8 nm






Retention characterization





Retention characterization





Retention characterization





Retention characterization





Retention characterization




Retention characterization



Retention characterization




MW loss in FE-NAND




Gate blocking layer (GBL) **Tunnel dielectric layer (TDL)**



MW loss in FE-NAND





Gate blocking layer (GBL) **Tunnel dielectric layer (TDL)**




Detrapping mechanisms


Gate blocking layer (GBL)





Retention loss mechanisms



Retention loss mechanisms




Retention benchmark



Venkatesan, P., et al.
IRPS 2025


Moving the dielectric to the middle of the FE gate stack, energetically stabilizes the MW.

Pass disturb



PGM state: possibility of electron trapping



ERS state: possibility of polarization back flip



A pass voltage is applied to unaddressed cells while accessing a different cell along the bit line. This pass voltage could disturb the V_T of the cell either due to electron trapping or polarization back switching.

Venkatesan, P., Park, C., Song, T., Fernandes, L., Das, D., Afroze, N., ... & Khan, A. (2024). Disturb and its mitigation in Ferroelectric Field Effect Transistors with Large Memory Window for NAND Flash Applications. *IEEE Electron Device Letters*. [Editors' Pick]

Pass disturb






Mitigation scheme reduces pass disturb down to 4%!!

46

Venkatesan, Khan et al. EDL 2024 (Editor's Pick): [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)


Write Endurance



Venkatesan, P.,
et al. IMW 2025


Lateral charge migration

Charge Trap Flash



Lateral charge migration prevents aggressive Z-scaling for 3D NAND.

Ferroelectric flash




The nature of trapped charges at the ferroelectric—interlayer interface will determine the scaling potential of ferroelectric 3D NAND technology.

What about reliability of ferroelectric NAND?


① Retention	✅ Demonstrated
② Disturb	✅ Demonstrated
③ Write endurance	⚠ Under Evaluation
④ Lateral charge migration	⚠ Under Evaluation
⑤ Device-device variation	⚠ Under Evaluation
⋮	

Ferroelectrics for Future NAND Storage Technology

Ferroelectric augmentation can provide enable NAND scaling in future generations



Our team



Prasanna
Venkatesan

Lance
Fernandes

Salma
Soliman



Taeyoung
Song



Zekai
Wang



Dr. Hang
Chen



Yu Hsin
Kuo



Nashrah
Afroze



Priyanka
Ravikumar




Jiayi Chen



Dr. Mengkun
Tian



Dr. Chinsung
Park (SK Hynix)



Dr. Dipjyoti
Das (NIT Silchar)



Dr. Zheng
Wang (Micron)



Dr. Sarah
Lombardo (TEL)



Dr. Nujhat
Tasneem (Intel)



Anthony
Gaskell (Micron)

Collaborators:

Prof. Andrea Padovani, DIF, UNIMORE

Dr. Gaurav Thareja, Dr. Luca Larcher, Applied Materials

Prof. Lauren Garten, Prof. Shimeng Yu, Prof. Suman Datta, Georgia Tech

Our sponsors



Semiconductor
Research
Corporation



EMD
PERFORMANCE
MATERIALS



I A R P A

GT Georgia
Tech.



midtown

ATLANTA

