

Pushing the limits of NAND scaling with *Ferroelectrics*

Asif Khan

Associate Professor and onsemi Junior Professor

School of Electrical and Computer Engineering and of Materials Science and Engineering

Georgia Institute of Technology

akhan40@gatech.edu



midtown

ATLANTA



Our team



Prasanna
Venkatesan



Lance
Fernandes



Salma
Soliman



Taeyoung
Song



Zekai
Wang



Dr. Hang
Chen




Yu Hsin
Kuo



Nashrah
Afroze



Priyanka
Ravikumar




Jiayi Chen



Dr. Mengkun
Tian



Dr. Chinsung
Park (SK Hynix)



Dr. Dipjyoti
Das (NIT Silchar)



Dr. Zheng
Wang (Micron)



Dr. Sarah
Lombardo (TEL)



Dr. Nujhat
Tasneem (Intel)



Anthony
Gaskell (Micron)

Collaborators:

Prof. Andrea Padovani, DIF, UNIMORE

Dr. Gaurav Thareja, Dr. Luca Larcher, Applied Materials

Prof. Lauren Garten, Prof. Shimeng Yu, Prof. Suman Datta, Georgia Tech

Our sponsors



Semiconductor
Research
Corporation



I A R P A



Memory technologies – The state of the art

Memory

Hyperscale AI and High-performance Computing




HBM3E: 12-high, 32 GB
1.18 TB/s

Source: NVIDIA

Storage

Client, Mobile, Enterprise



230+ layers
2.4 GB/s

Source: Micron

Embedded


Automotive



14nm eMRAM
16 MB

Source: Forbes

Emerging Memory




Ferroelectric NV-DRAM
32 Gb, 3D-stacked, multi-layer

Source: IEDM 2023

The NAND Storage Technology

Storage
Client, Mobile, Enterprise




230+ layers

2.4 GB/s


Source: Micron

Market size of Enterprise AI





Source: The Business Research Company

Storage requirements of Enterprise AI



Processing and storing data in AI effectively and cost efficiently can require HBM for the actual AI training, but also various types of NAND-based solid-state storage to support the data flows needed to and from the HBM.


Vertical NAND Scaling




A. Goda, IEDM 2024

Relentless innovations have led to a 50x improvement in bit areal density per decade.


Vertical NAND Scaling




2014:
First 3D NAND
24 Layers, MLC




2019:
128 Layers,
TLC



2025:
300+ Layers, QLC
5 Trillion+ transistors




2030:
1000+ Layers,
QLC, PLC





2040 and
beyond

Vertical NAND Scaling




The era of 2D NAND





The era of 3D NAND




Z-scaling




XY-scaling



Logical scaling




Challenges of vertical NAND flash scaling




Z-scaling

- ① Lateral charge migration
- ② Inter-WL reliability
- ③ High write voltage
- ④ Endurance
- ⑤ Device-device variation

⋮




Rethinking NAND flash technology




To accommodate the core-shell structure within the hole diameter of 100 nm of the vertical NAND string, the thickness of the gate stack is limited to ~20 nm

TLC: 3 bits/cell $\rightarrow$ 8 Vt level MW $\approx$ 6V



QLC: 4 bits/cell $\rightarrow$ 16 Vt level MW $\approx$ 7.5 V



Design constraints

Ferroelectric thickness, $t_{FE} \leq 19$ nm





Write voltage ≤ 15 V

Memory window, MW ≥ 6.5 V

Ferroelectricity



CMOS compatible HfO_2 -based
fluorite-structure ferroelectric

Orthorhombic $Pca2_1$ structure





A ferroelectric is an insulator with a spontaneous polarization,
which can be switched by an above coercive voltage .

Charge trap flash vs. ferroelectric flash




Charge trap flash vs. ferroelectric flash




CTF that stores data in the form of charge

Charge trap flash vs. ferroelectric flash




Positive PGM pulse sets the V_t to high V_t state in CTF

Charge trap flash vs. ferroelectric flash




Positive PGM pulse sets the V_t to high V_t state in CTF

Charge trap flash vs. ferroelectric flash




On the contrary, Positive PGM pulse sets the V_t to low V_t state in FEFET

Charge trap flash vs. ferroelectric flash





Negative ERS pulse sets the V_t to low V_t state in CTF

Charge trap flash vs. ferroelectric flash





Negative ERS pulse sets the V_t to low V_t state in CTF

Charge trap flash vs. ferroelectric flash





Negative ERS pulse sets the V_t to high V_t state in FEFET

Charge trap flash vs. ferroelectric flash




Negative ERS pulse sets the V_t to high V_t state in FEFET

Charge trap flash vs. ferroelectric flash




$$MW = V_{TH} - V_{TL}$$


Memory window of FEFETs is limited by V_c



Memory window of FEFETs is limited by V_c



Increasing the MW by dielectric insertion




10 nm HZO layer leads to maximum memory window of 2.9 V.

Increasing the MW by dielectric insertion





19 nm





Introducing 1 nm Al₂O₃ intermediate layer dramatically memory window to 5.3 V.

Memory window of FEFETs is limited by V_c



Increasing the MW by dielectric insertion



Das, D., et al. IEDM 2023




FE 8 nm – AlO 3 nm – FE 8 nm leads to a 7.3 V maximum MW for a 14 V write voltage.

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Increasing the MW by dielectric insertion





Das, D., et al. IEDM 2023




For a fixed FE layer, increase AIO layer increases the MW while increasing the write voltage <15 V.

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Increasing the MW by dielectric insertion




Position and choice of the dielectric





- GBL stacks have higher MW than TDL stacks for similar thickness and material.
- SiO₂ in GBL and Al₂O₃ in TDL gives higher MW for similar dielectric thickness

Position and choice of the dielectric



Increasing the MW by dielectric insertion




Increasing the MW by dielectric insertion

Our results


Batch 1: Tunnel Dielectric Layer

Das et al., IEDM 2023:




Batch 2: Choice and position of dielectric insert

Fernandes et al., EDL 2024:




Batch 3: Hybrid structures

Fernandes et al., TED 2024:




Batch 4: Channel materials

Fernandes et al., IMW 2025:




0.5 nm TDL inserts

Lee et al., TED 2024:



AOS channels

Yoo et al., VLSI 2024:



Joh et al., IEDM 2024:




Gate blocking layer

Lim et al., IEDM 2023:



Hu et al., EDL 2024:




Yang et al., ICSIST 2024:



Hu et al., EDL 2024:




Chu et al., EDL 2024:




Kuk et al., IEDM 2024:




Qin et al., IEDM 2024:



Han et al., IRPS 2025:



G. Kim et al., IEDM 2024:




Ferroelectrics:



Dielectrics:





Channel IL:





Semiconductor:



Increasing the MW by dielectric insertion




Increasing the MW by dielectric insertion




Venkatesan, P., et al. IMW 2025

Where is the MW enhancement coming from?



Where is the MW enhancement coming from?



Trapped charges are the key differentiator.

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Modeling framework

1. Ferroelectric switching kinetics

Preisach model was adopted to describe the steady-state characteristics of the ferroelectric polarization.

The saturated polarization hysteresis loop is defined as

$$P_{\text{sat},i}^+(E_i) = P_{s,i} \tanh[(E_i - E_{c,i})/2\delta_i] \quad \text{If } dE_i/dt > 0$$

$$P_{\text{sat},i}^-(E_i) = -P_{\text{sat},i}^+(-E_i) \quad \text{If } dE_i/dt < 0$$

where

$$\delta_i = E_{c,i} \left[\ln \left(\frac{1 + P_{r,i}/P_{s,i}}{1 - P_{r,i}/P_{s,i}} \right) \right]^{-1} \quad \text{For } i = 1, 2$$

The derivative of the polarization is given by

$$\frac{dP_{f,i}}{dE_i} = \Gamma_i \frac{dP_{\text{sat},i}}{dE_i} \quad \text{For } i = 1, 2$$


where

$$\Gamma_i = 1 - \tanh \left[\left(\frac{P_{f,i} - P_{\text{sat},i}}{\xi_i P_{s,i} - P_{f,i}} \right)^{1/2} \right]$$

$\xi_i = +1$ when $dE_i/dt > 0$ and $\xi_i = -1$ when $dE_i/dt < 0$

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Algorithm flow for Numerical Simulation



Modeling framework

2. Rate equations for trapping and de-trapping

Assuming single level traps, define

$N_{t,1} / P_{t,1}$: Acceptor/Donor-like trap density at HZO/ Al_2O_3


$n_{t,1} / p_{t,1}$: Trapped electron/hole density at HZO/ Al_2O_3

$N_{t,2} / P_{t,2}$: Acceptor/Donor-like trap density at $\text{Al}_2\text{O}_3/\text{HZO}$

$n_{t,2} / p_{t,2}$: Trapped electron/hole density at $\text{Al}_2\text{O}_3/\text{HZO}$

$N_{t,3} / P_{t,3}$: Acceptor/Donor-like trap density at HZO/ SiO_2

$n_{t,3} / p_{t,3}$: Trapped electron/hole density at HZO/ SiO_2



The net trapped charges $\sigma_{t,i}$ are

$$\sigma_{t,i} = q(p_{t,i} - n_{t,i}) \quad \text{For } i = 1, 2, 3$$

The emission mechanism of the trapped charges at $\text{Al}_2\text{O}_3/\text{HZO}$ ($\text{HZO}/\text{Al}_2\text{O}_3$) interfaces are assumed to be Fowler-Nordheim (FN) tunneling $\rightarrow \text{Al}_2\text{O}_3$ as “Tunnel Dielectric Layer”

$$\tau_{en(p),i=2(1)} = \tau_{cn(p),i=1(2)} = \tau_0 \exp \left(-\frac{4 \sqrt{2m_{AO}} \Phi_{Tn(p),AO}^3}{3q\hbar E_{AO}} \right)$$

3. Nonlinear Poisson-Boltzmann equation

For gate oxides, $\frac{\partial D}{\partial x} = 0$


With boundary conditions of the displacement field D continuity at the interfaces i with given $P_{f,i}$ and $\sigma_{t,i}$

For semiconductors,


$$\frac{\partial^2 \varphi}{\partial x^2} = -\frac{q}{\epsilon_s} [p_{po}(\exp(-\beta\varphi) - 1) - n_{po}(\exp(\beta\varphi) - 1)]$$

Thus, Flat band voltage is given by

$$V_{FB} = \phi_{MS} - \frac{\sigma_{it}(\psi_s)}{C_{tot}} - \frac{P_{f,1} + \sigma_{t,1} + \sigma_{t,2} + \sigma_{t,3}}{C_{f,1}} - \frac{\sigma_{t,2} + \sigma_{t,3}}{C_d} - \frac{P_{f,2} + \sigma_{t,3}}{C_{f,2}}$$



Experimental Calibration




Charge trapping in Al_2O_3 required to match the MW for 8/3/8 and 9/1/9.

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Symbols	Description	19	9/1/9	8/3/8
ϵ_i	Dielectric constant of SiO_2	3.9	3.9	3.9
ϵ_d	Dielectric constant of Al_2O_3	-	8.9	8.9
ϵ_f	Dielectric constant of HZO	28	27	26
P_s	Saturated polarization	$20 \mu\text{C}/\text{cm}^2$	$15 \mu\text{C}/\text{cm}^2$	$15 \mu\text{C}/\text{cm}^2$
P_r	Remanent polarization	$17 \mu\text{C}/\text{cm}^2$	$13 \mu\text{C}/\text{cm}^2$	$13 \mu\text{C}/\text{cm}^2$
E_c	Coercive field	$1.2 \text{ MV}/\text{cm}$	$1.2 \text{ MV}/\text{cm}$	$1.2 \text{ MV}/\text{cm}$
m_{AO}	Tunneling mass of Al_2O_3	-	$0.5 m_0$	$0.5 m_0$
m_{IL}	Tunneling mass of SiO_2	$0.5 m_0$	$0.5 m_0$	$0.5 m_0$
$\Phi_{\text{Bn,IL}}$	SiO_2 electron de-trapping barriers	2.35 eV	2.35 eV	2.35 eV
$\Phi_{\text{Bp,IL}}$	SiO_2 hole de-trapping barriers	2.85 eV	2.85 eV	2.85 eV
$\Phi_{\text{Tn,AO}}$	Al_2O_3 electron tunneling barriers	-	1.20 eV	1.20 eV
$\Phi_{\text{Tp,AO}}$	Al_2O_3 hole tunneling barriers	-	1.40 eV	1.40 eV
$N_{\text{t1}}, P_{\text{t1}}$	Electron, hole Trap density at interface 1	-	$6.2 \times 10^{13} \text{ cm}^{-2}$	$6.2 \times 10^{13} \text{ cm}^{-2}$
$N_{\text{t2}}, P_{\text{t2}}$	Electron, hole Trap density at interface 2	-	$6.2 \times 10^{13} \text{ cm}^{-2}$	$6.2 \times 10^{13} \text{ cm}^{-2}$
$N_{\text{t3}}, P_{\text{t3}}$	Electron, hole Trap density at interface 3	$1.2 \times 10^{14} \text{ cm}^{-2}$	$1.2 \times 10^{14} \text{ cm}^{-2}$	$1.2 \times 10^{14} \text{ cm}^{-2}$
D_{it}	Density of states at Si/SiO_2	$1.2 \times 10^{14} \text{ cm}^{-2} \text{ eV}^{-1}$	$1.4 \times 10^{14} \text{ cm}^{-2} \text{ eV}^{-1}$	$1.4 \times 10^{14} \text{ cm}^{-2} \text{ eV}^{-1}$
	Intrinsic time constant for tunneling	1 ns	1 ns	1 ns


Decoupling the impacts of different trapping mechanisms




Trap effects are responsible for the observed MW trend
(MW: 8/3/8 > 9/1/9 > 19)

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)


MW enhancement mechanism with band diagrams



MW mechanism




MW mechanism



Enhancement of memory window
 $\Delta MW \approx 2 \times$ voltage drop across
 Al_2O_3 at flatband

Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)


MW mechanism



Enhancement of memory window
 $\Delta MW \approx 2 \times$ voltage drop across
 Al_2O_3 at flatband


Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Where does the built-in electric field come from?




Das, D., et al. IEDM 2023:
[10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Where does the built-in electric field come from?




Built-in electric field due to defect dipole in the dielectric induced by the ferroelectric polarization leads to the MW enhancement.



Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)


Why do we call it a tunnel dielectric?



Das, D., et al. IEDM 2023: [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)

Why do we call it a tunnel dielectric?










The interface trapped charges is hypothesized to interchange position via tunneling!



The emission mechanism of the trapped charges at $\text{Al}_2\text{O}_3/\text{HZO}$ ($\text{HZO}/\text{Al}_2\text{O}_3$) interfaces are assumed to be Fowler-Nordheim (FN) tunneling $\rightarrow \text{Al}_2\text{O}_3$ as “Tunnel Dielectric Layer”

$$\tau_{\text{en(p)},i=2(1)} = \tau_{\text{cn(p)},i=1(2)} = \tau_0 \exp \left(- \frac{4 \sqrt{2m_{\text{AO}}} \Phi_{\text{Tn(p),AO}}^3}{3q\hbar E_{\text{AO}}} \right)$$

Charge trap flash vs ferroelectric flash

	Structure	Characteristics	Band diagram at FB condition	Attributes
Charge Trap Flash	 Charge Trap Nitride			✓ Large MW × Large Write Voltage Mechanism: Trapping
Conventional FEFET	 Ferroelectric (FE)			× Low MW ✓ Low Write Voltage Mechanism: Polarization Switching
Proposed FEFET	 Al₂O₃ tunnel Oxide			✓ Large MW ✓ Moderate Write Voltage Mechanism: Polarization Switching + Trapping + Tunneling

What about reliability of ferroelectric NAND?

- ① Retention
- ② Disturb
- ③ Write endurance
- ④ Lateral charge migration
- ⑤ Device-device variation
- ⋮

What about reliability of ferroelectric NAND?

Performance

Memory
window

Device Reliability

Retention

Disturb

Write
Endurance

Array-level Reliability

Lateral charge
migration


Device-device
variation

Ferroelectric NAND gate stacks

FE (ref.)

19

HZO
19 nm




Gate blocking layer (GBL)

14/4(Si)

SiO₂ 4 nm


HZO
14 nm






Tunnel dielectric layer (TDL)

8/3(Al)/8

HZO 8 nm
Al₂O₃ 3 nm
HZO 8 nm




Retention characterization





Venkatesan, P., Fernandes, L., Ravikumar, P., Park, C., Tran, H., Wang, Z., ... & Khan, A. (2025). Demonstration of Robust Retention in Band engineered FEFETs for NAND Storage Applications using Tunnel Dielectric Layer. *IEEE Electron Device Letters*. [Editors' Pick]

MW loss in FE-NAND




Venkatesan, P., et al. EDL 2025: [10.1109/LED.2024.3523235](https://doi.org/10.1109/LED.2024.3523235)

MW loss in FE-NAND




Gate blocking layer (GBL)




Tunnel dielectric layer (TDL)


Detrapping mechanisms



Retention loss mechanisms






GBL Retention loss



The high field across the GBL drives out the MW enhancing charges leading to loss of the MW enhancement.

GBL Retention loss

B, t1
 $P_r > Q'_{it}$






When Q'_{it} reduces below P_r , the field in the ferroelectric layer becomes depolarizing.

GBL Retention loss


$C, t_2 > t_1$

$P_r > Q'_{it}$



This combination of detrapping of MW enhancing charges and depolarization of ferroelectric layer leads to retention loss

TDL Retention loss




The overcompensated charge density at the FE-TDL interface, protected by the FE layers, maintains the non-depolarizing field across the FE, leading to robust retention.

TDL Retention loss



B', t1 and C', t2 > t1

$P_r < Q'_{it}$



The overcompensated charge density at the FE-TDL interface, protected by the FE layers, maintains the non-depolarizing field across the FE, leading to robust retention.


Retention benchmark




Venkatesan, P., et al.
IRPS 2025

Moving the dielectric to the middle of the FE gate stack, energetically stabilizes the MW.

Solving retention degradation in GBL FE-NAND



**After Erase
(*E*-field engineered)**



Kuk et al.
IEDM 2024

What about reliability of ferroelectric NAND?

- ① Retention
- ② Disturb
- ③ Write endurance
- ④ Lateral charge migration
- ⑤ Device-device variation
- ⋮

What about reliability of ferroelectric NAND?

Performance

Memory window

Device Reliability

Retention

Disturb



Write
Endurance

Array-level Reliability

Lateral charge
migration

Device-device
variation

Disturb in Ferroelectric NAND





A pass voltage is applied to unaddressed cells while accessing a different cell along the bit line. This pass voltage could disturb the V_T of the cell either due to electron trapping or polarization back switching.

Venkatesan, P., et al. EDL 2024: [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)




Disturb characterization



PGM state: possibility of electron trapping



ERS state: possibility of polarization back flip





A pass voltage is applied to unaddressed cells while accessing a different cell along the bit line







Pass disturb







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization







Disturb characterization




Disturb characterization



Disturb characterization









Disturb mitigation




We introduce a mitigation pulse to detrap the electrons trapped due to the disturb pulses

Disturb characterization





Disturb characterization



Venkatesan, P., et al. EDL 2024: [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)

Summary of Pass disturb



Mitigation scheme reduces pass disturb down to 4%!!

84

Venkatesan, P., et al. EDL 2024: [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)



What about reliability of ferroelectric NAND?

Performance

Memory window

Device Reliability

Retention

Disturb



Write
Endurance

Array-level Reliability

Lateral charge migration

Device-device variation

Write Endurance




Endurance decreases with increasing MW

IL degradation drives V_t shift in FEFETs

Venkatesan, P., et al. IMW 2025


Write Endurance

Standard FEFETs









- Small MW
- $V_{\text{write}} / V_{\text{BD}}$ lower than 1
- IL degradation dominates
- MW closure
- Minimal FE degradation

Engineered FEFETs




- Large MW
- $V_{\text{write}} / V_{\text{BD}}$ close to 1
- Rapid IL degradation
- Increased risk of hard breakdown


Write Endurance



Amorphous oxide semiconductor channel



Retention – endurance trade off



Insertion of IL improves improves retention characteristics
 But Introduction of IL leads to poor endurance

What about reliability of ferroelectric NAND?

Performance

Memory window

Device Reliability

Retention

Disturb

Write
Endurance


Array-level Reliability

Lateral charge migration

Device-device variation


Lateral charge migration

Charge Trap Flash



Lateral charge migration prevents aggressive Z-scaling for 3D NAND.

Ferroelectric flash




The nature of trapped charges at the ferroelectric—interlayer interface will determine the scaling potential of ferroelectric 3D NAND technology.

What about reliability of ferroelectric NAND?

① Retention	✅ Demonstrated
② Disturb	✅ Demonstrated
③ Write endurance	⚠ Under Evaluation
④ Lateral charge migration	⚠ Under Evaluation
⑤ Device-device variation	⚠ Under Evaluation
⋮	

Ferroelectrics for Future NAND Storage Technology

Ferroelectric augmentation can provide enable NAND scaling in future generations



References

- Das, D., Park, H., Wang, Z., Zhang, C., Ravindran, P. V., Park, C., ... & Khan, A. (2023, December). Experimental demonstration and modeling of a ferroelectric gate stack with a tunnel dielectric insert for NAND applications. In *2023 International Electron Devices Meeting (IEDM)* (pp. 1-4). IEEE. (Highlighted paper) [10.1109/IEDM45741.2023.10413697](https://doi.org/10.1109/IEDM45741.2023.10413697)
- Das, D., Fernandes, L., Ravindran, P. V., Song, T., Park, C., Afroze, N., ... & Khan, A. (2024, May). Design framework for ferroelectric gate stack engineering of vertical NAND structures for efficient TLC and QLC operation. In *2024 IEEE International Memory Workshop (IMW)* (pp. 1-4). IEEE. [10.1109/IMW59701.2024.10536982](https://doi.org/10.1109/IMW59701.2024.10536982)
- Fernandes, L., Ravindran, P. V., Song, T., Das, D., Park, C., Afroze, N., ... & Khan, A. (2024). Material choices for tunnel dielectric layer and gate blocking layer for ferroelectric NAND applications. *IEEE Electron Device Letters*. [10.1109/LED.2024.3437239](https://doi.org/10.1109/LED.2024.3437239)
- Venkatesan, P., Park, C., Song, T., Fernandes, L., Das, D., Afroze, N., ... & Khan, A. (2024). Disturb and its mitigation in Ferroelectric Field-Effect Transistors with Large Memory Window for NAND Flash Applications. *IEEE Electron Device Letters*. (Editors' Pick) [10.1109/LED.2024.3467210](https://doi.org/10.1109/LED.2024.3467210)
- Fernandes, L., Ravindran, P. V., Chen, J., Tian, M., Das, D., Chen, H., ... & Khan, A. (2024). Optimizing Memory Window for Ferroelectric Nand Applications: An Experimental Study on Dielectric Material Selection and Layer Positioning. *IEEE Transactions on Electron Devices*. [10.1109/TED.2024.3504475](https://doi.org/10.1109/TED.2024.3504475)
- Venkatesan, P., Fernandes, L., Ravikumar, P., Park, C., Tran, H., Wang, Z., ... & Khan, A. (2025). Demonstration of Robust Retention in Band engineered FEFETs for NAND Storage Applications using Tunnel Dielectric Layer. *IEEE Electron Device Letters*. (Editors' Pick) [10.1109/LED.2024.3523235](https://doi.org/10.1109/LED.2024.3523235)
- Venkatesan, P., Padovani, A., ... & Khan, A. (2025). Enhanced Memory Performance in Ferroelectric NAND applications: The Role of Tunnel Dielectric position for Robust 10-year Retention. In *2025 IEEE International Reliability Physics Symposium (IRPS)* (pp. 1-6). IEEE. (Highlighted paper)
- Fernandes, L., Ravindran, P. V., ... & Khan, A. (2025). Comparative Study of Channel Materials for Ferroelectric NAND Applications. In *2025 IEEE International Memory Workshop (IMW)* (pp. 1-4). IEEE. (Accepted)

Our team



Prasanna
Venkatesan



Lance
Fernandes



Salma
Soliman



Taeyoung
Song



Zekai
Wang



Dr. Hang
Chen



Yu Hsin
Kuo



Nashrah
Afroze



Priyanka
Ravikumar



Jiayi Chen



Dr. Mengkun
Tian



Dr. Chinsung
Park (SK Hynix)



Dr. Dipjyoti
Das (NIT Silchar)



Dr. Zheng
Wang (Micron)



Dr. Sarah
Lombardo (TEL)



Dr. Nujhat
Tasneem (Intel)



Anthony
Gaskell (TSMC)

Collaborators:

Prof. Andrea Padovani, DIEF, UNIMORE

Dr. Gaurav Thareja, Dr. Luca Larcher, Applied Materials

Prof. Lauren Garten, Prof. Shimeng Yu, Prof. Suman Datta, Georgia Tech

Our sponsors



Semiconductor
Research
Corporation



I A R P A





midtown

ATLANTA

