

Ferroelectric memories

Asif Khan

Associate Professor
School of Electrical and Computer Engineering
School of Materials Science and Engineering
Georgia Institute of Technology
akhan40@gatech.edu


CRNCH Summit 2025
Georgia Tech, 2/13/2025



High Bandwidth Memory and DRAM

Memory

Hyperscale AI and High-performance Computing



HBM3E: 12-high, 32 GB



1.18 TB/s

Source: NVIDIA





Source: SK hynix

Evolution of DRAM Technology



Evolution of DRAM



Ferroelectricity in CMOS-compatible Materials

APPLIED PHYSICS LETTERS **99**, 112904 (2011)

Phase transitions in ferroelectric silicon doped hafnium oxide

T. S. Böske,^{1,2,a),b)} St. Teichert,^{3,b)} D. Bräuhäus,⁴ J. Müller,⁵ U. Schröder,^{2,b)} U. Böttger,⁴ and T. Mikolajick^{2,6}

¹Löberwallgraben 2, 99096 Erfurt, Germany

²NamLab gGmbH, 01187 Dresden, Germany

³UAS Jena, Department of SciTec, 07745 Jena, Germany

⁴RWTH Aachen, Institut für Werkstoffe der Elektrotechnik, 52062 Aachen, Germany

⁵Fraunhofer Center Nanoelectronic Technologies (CNT), 01099 Dresden, Germany

⁶Department of Nanoelectronic Materials, University of Technology Dresden, 01062 Dresden, Germany

(Received 18 July 2011; accepted 19 August 2011; published online 15 September 2011)

HfO₂-based materials have been in use in Logic and DRAM technology since mid-2000s.

1 H Hydrogen																	2 He Helium
3 Li Lithium	4 Be Beryllium											5 B Boron	6 C Carbon	7 N Nitrogen	8 O Oxygen	9 F Fluorine	10 Ne Neon
11 Na Sodium	12 Mg Magnesium											13 Al Aluminum	14 Si Silicon	15 P Phosphorus	16 S Sulfur	17 Cl Chlorine	18 Ar Argon
19 K Potassium	20 Ca Calcium	21 Sc Scandium	22 Ti Titanium	23 V Vanadium	24 Cr Chromium	25 Mn Manganese	26 Fe Iron	27 Co Cobalt	28 Ni Nickel	29 Cu Copper	30 Zn Zinc	31 Ga Gallium	32 Ge Germanium	33 As Arsenic	34 Se Selenium	35 Br Bromine	36 Kr Krypton
37 Rb Rubidium	38 Sr Strontium	39 Y Yttrium	40 Zr Zirconium	41 Nb Niobium	42 Mo Molybdenum	43 Tc Technetium	44 Ru Ruthenium	45 Rh Rhodium	46 Pd Palladium	47 Ag Silver	48 Cd Cadmium	49 In Indium	50 Sn Tin	51 Sb Antimony	52 Te Tellurium	53 I Iodine	54 Xe Xenon
55 Cs Caesium	56 Ba Barium	57 La Lanthanum	58 Ce Cerium	59 Pr Praseodymium	60 Nd Neodymium	61 Pm Promethium	62 Sm Samarium	63 Eu Europium	64 Gd Gadolinium	65 Tb Terbium	66 Dy Dysprosium	67 Ho Holmium	68 Er Erbium	69 Tm Thulium	70 Yb Ytterbium	71 Lu Lutetium	
87 Fr Francium	88 Ra Radium	89 Ac Actinium	90 Th Thorium	91 Pa Protactinium	92 U Uranium	93 Np Neptunium	94 Pu Plutonium	95 Am Americium	96 Cm Curium	97 Bk Berkelium	98 Cf Californium	99 Es Einsteinium	100 Fm Fermium	101 Md Mendelevium	102 No Nobelium	103 Lr Lawrencium	
104 Rf Rutherfordium	105 Db Dubnium	106 Sg Seaborgium	107 Bh Bohrium	108 Hs Hassium	109 Mt Meitnerium	110 Ds Darmstadtium	111 Rg Roentgenium	112 Cn Copernicium	113 Nh Nihonium	114 Fl Flerovium	115 Mc Moscovium	116 Lv Livermorium	117 Ts Tennessine	118 Og Oganesson			

Ferroelectricity in CMOS-compatible Materials

APPLIED PHYSICS LETTERS **99**, 112904 (2011)

Phase transitions in ferroelectric silicon doped hafnium oxide

T. S. Böске,^{1,2,a,b)} St. Teichert,^{3,b)} D. Bräuhäus,⁴ J. Müller,⁵ U. Schröder,^{2,b)} U. Böttger,⁴ and T. Mikolajick^{2,6}

¹Löberwallgraben 2, 99096 Erfurt, Germany

²NamLab gGmbH, 01187 Dresden, Germany

³UAS Jena, Department of SciTec, 07745 Jena, Germany




⁴RWTH Aachen, Institut für Werkstoffe der Elektrotechnik, 52062 Aachen, Germany

⁵Fraunhofer Center Nanoelectronic Technologies (CNT), 01099 Dresden, Germany


⁶Department of Nanoelectronic Materials, University of Technology Dresden, 01062 Dresden, Germany

(Received 18 July 2011; accepted 19 August 2011; published online 15 September 2011)

A ferroelectric is an insulator with a spontaneous polarization, which can be switched by a voltage above coercive voltage.



Dynamic RAM vs. Ferroelectric RAM





Dynamic RAM

Volatile
Needs Refresh

Ferroelectric RAM

Nonvolatile
Refresh-free




The Secret to Achieving 450 Mb/mm²

3D-stacked, multi-layer Configuration

NVDRAM: A 32Gb Dual Layer 3D Stacked Non-volatile Ferroelectric Memory with Near-DRAM Performance for Demanding AI Workloads



N. Ramaswamy, A. Calderoni, J. Zahurak, G. Servalli, A. Chavan, S. Chhajed, M. Balakrishnan, M. Fischer, M. Hollander, D. P. Ettisserry, A. Liao, K. Karda, M. Jerry, M. Mariani, A. Visconti, B. R. Cook, B. D. Cook, D. Mills, A. Torsi, C. Mouli, E. Byers, M. Helm, S. Pawlowski, S. Shiratake, and N. Chandrasekaran
Micron Technology Inc., Boise, USA, email: dramaswamy@micron.com



Ramaswamy et al. IEDM 2023.

The Secret to Achieving 450 Mb/mm²


3D-stacked, multi-layer Configuration



Ramaswamy et al. IEDM 2023.

The Secret to Achieving 450 Mb/mm²



Non-volatility allows for higher off-state current of poly-Si vertical channel access transistors.



Ramaswamy et al. IEDM 2023.


What is the trade-off?

Ferroelectric RAM is slower than standard DRAM.




Ramaswamy et al. IEDM 2023.

Memories of the future




Memories of the future




What's next?



Today's HBM



Future HBM




Memories need to be reliable at higher temperatures




Afroze, Khan et al. IEDM 2024.

Memories need to be reliable at higher temperatures




Afroze, Khan et al. IEDM 2024.



The NAND Storage Technology

Storage
Client, Mobile, Enterprise



230+ layers
2.4 GB/s

Source: Micron

48-Layer
(BiCS2)
2016

64-Layer
(BiCS3)
2017

96-Layer
(BiCS4)
2019


112-Layer
(BiCS5)
2020

162-Layer
(BiCS6)
2022

2xx-Layer
(BiCS+)

The NAND Storage Technology

Storage
Client, Mobile, Enterprise



230+ layers
2.4 GB/s

Source: Micron

SANDISK™

INVESTOR DAY

FUTURE FWD (+) PHASE 01 ///

©2025 SANDISK CORPORATION OR ITS AFFILIATES ALL RIGHTS RESERVED ■


High Bandwidth Flash (HBF™)
Augmenting HBM Memory with
NAND Flash for AI Inference
Workloads

(→) Match HBM Bandwidth
Deliver 8-16X Capacity at Similar Cost

(→) Enabled by BiCS Technology
With CBA Wafer Bonding

(→) Proprietary Stacking Technology
Ultra-Low Die Warpage for 16H Stacking

(→) Architecture Developed Over the Past Year
With Inputs From Major AI Players




<https://blocksandfiles.com/2025/02/12/sandisk-spills-its-technology-futures-beans/>

The NAND Storage Technology

Storage

Client, Mobile, Enterprise



Running Frontier LLM
~1.8T Parameters
16-bit Weights
3,600GB Memory Capacity Needed


SANDISK™

INVESTOR DAY


FUTURE FWD (+) PHASE 01 ///

©2025 SANDISK CORPORATION OR ITS AFFILIATES ALL RIGHTS RESERVED ■

HBM vs. HBF™



192GB Total Memory




3,120GB Total Memory

<https://blocksandfiles.com/2025/02/12/sandisk-spills-its-technolgy-futures-beans/>

The NAND Storage Technology

Storage
Client, Mobile, Enterprise




230+ layers

2.4 GB/s


Source: Micron

Market size of Enterprise AI




Source: The Business Research Company

Storage requirements of Enterprise AI



Processing and storing data in AI effectively and cost efficiently can require HBM for the actual AI training, but also various types of NAND-based solid-state storage to support the data flows needed to and from the HBM.



Vertical NAND Scaling



Vertical NAND scaling toward 1000 layers

Aggressive Z-scaling is required.


Package thickness limits the NAND chip height.




The mold height (cell height) needs to be reduced dramatically.

Challenges for 1000+ layer vertical NAND

1 Lateral charge migration




2 High write voltage




Write voltage of state of the art NAND is >20 V.
Large write voltage affects effective threshold voltage,
similar to cell-to-cell interference.

Cell-to-cell interference will significantly increase with aggressive Z-scaling
for 1000L VNAND.

Ferroelectric as a replacement for Charge Trap Layer



To accommodate the core-shell structure within the hole diameter of 100 nm of the vertical NAND string, the thickness of the gate stack is limited to ~20 nm




Design constraints

Ferroelectric thickness, $t_{FE} \leq 19$ nm

Write voltage ≤ 15 V


Memory window, MW ≥ 6.5 V

Ferroelectric field-effect transistor




FEFET is a FET wherein the threshold voltage gets shifted by the direction and magnitude of the “remnant” polarization.

Ferroelectric field-effect transistor




PGM (positive voltage) pulse sets the V_t to high V_t state in FEFET

Ferroelectric field-effect transistor



ERS (negative voltage) pulse sets the V_t to high V_t state in FEFET


“Fundamental limit” of memory window



- + Mueller et al. EDL, 2019.
- Mulaosmanovic et al. TED, 2019.
- ✱ Chan et al. ISAF, 2013.
- ▴ Chatterjee et al. EDL, 2017.
- Peng et al. EDL, 2019.
- Mueller et al. EDL, 2019.
- ▣ Yurchuk et al. IRPS, 2014.
- ◻ Chan et al. ISAF, 2013.
- ◻ Mueller et al. EDL, 2019.
- ▴ Mulaosmanovic et al. TED, 2019.
- Wang et al. APL, 2020.
- Tan et al. EDL, 2021.
- Tan et al. VLSI, 2020.
- ◀ Das et al. EDL, 2022.
- ▣ Dutta et al. EDL, 2022.
- ◻ Dunkel et al. IEDM, 2017.
- ▴ Nguyen et al. EDL, 2021.
- ◻ Liu et al. EDL, 2019.
- ▴ Zacharaki et al. ACS AEM, 2022.
- ◻ Tasneem et al. IEDM 2021.
- ◻ Tasneem et al. EDL, 2021.
- Khan group

Fundamental limit of the maximum memory window in a ferroelectric FET is $2E_c t_F$

How to engineer MW in FE gate stack?



Fernandes, L., Ravindran, P. V., Song, T., Das, D., Park, C., Afroze, N., ... & Khan, A. (2024). Material choices for tunnel dielectric layer and gate blocking layer for ferroelectric NAND applications. *IEEE Electron Device Letters*.



29

Fernandes, L., Ravindran, P. V., Chen, J., Tian, M., Das, D., Chen, H., ... & Khan, A. (2024). Optimizing Memory Window for Ferroelectric Nand Applications: An Experimental Study on Dielectric Material Selection and Layer Positioning. *IEEE Transactions on Electron Devices*.

Engineered FEFETs for enhanced MW

8nm/3nm(Al_2O_3)/8nm/1nm(Al_2O_3)

8/3/8/1




A ferroelectric-dielectric gate stack offers several tuning knobs to engineer the MW properties

Fernandes, L., Ravindran, P. V., Song, T., Das, D., Park, C., Afroze, N., ... & Khan, A. (2024). Material choices for tunnel dielectric layer and gate blocking layer for ferroelectric NAND applications. *IEEE Electron Device Letters*.


Fernandes, L., Ravindran, P. V., Chen, J., Tian, M., Das, D., Chen, H., ... & Khan, A. (2024). Optimizing Memory Window for Ferroelectric Nand Applications: An Experimental Study on Dielectric Material Selection and Layer Positioning. *IEEE Transactions on Electron Devices*.

Key challenges


Disturb



Retention




Write Endurance




Key challenges


Disturb




Retention




Write Endurance




Memories of the future



Memories of the future



Memories of the future



Our team



Nashrah
Afroze



Priyanka
Ravikumar



Jiayi Chen



Prasanna
Ravindran



Zekai
Wang



Dr. Hang
Chen



Lance
Fernandes



Yu Hsin
Kuo



Taeyoung
Song



Salma
Soliman



Dr. Mengkun
Tian

Former members



Dr. Chinsung
Park (SK Hynix)



Dr. Dipjyoti
Das (NIT Silchar)



Dr. Zheng
Wang (Micron)



Dr. Sarah
Lombardo (TEL)



Dr. Nujhat
Tasneem (Intel)



Anthony
Gaskell (TSMC)

Our sponsors





midtown

ATLANTA

