

Ferroelectronics for memory and storage

Asif Khan

Associate Professor
School of Electrical and Computer Engineering
School of Materials Science and Engineering
Georgia Institute of Technology
akhan40@gatech.edu

IEEE EDTM, Bangalore, India
3/4/2024





midtown

ATLANTA



Our team



Nashrah
Afroze



Chinsung
Park



Priyanka
Ravikumar



Jiayi Chen




Prasanna
Ravindran



Zekai
Wang



Lance
Fernandes



Jaewon
Shin



Yu Hsin
Kuo



Taeyoung
Song



Eknath
Sarkar



Dr. Mengkun
Tian



Dr. Hang
Chen



Dr. Dipjyoti
Das (NIT Silchar)



Dr. Zheng
Wang (Micron)



Dr. Sarah
Lombardo (TEL)




Dr. Nujhat
Tasneem (Intel)



Anthony
Gaskell (TSMC)

Our sponsors



ChatGPT



Examples

"Explain quantum computing in simple terms"

"Got any creative ideas for a 10 year old's birthday?"

"How do I make an HTTP request in Javascript?"



Capabilities

Remembers what user said earlier in the conversation

Allows user to provide follow-up corrections

Trained to decline inappropriate requests



Limitations

May occasionally generate incorrect information

May occasionally produce harmful instructions or biased content

Limited knowledge of world and events after 2021

Try SemiconductorGPT at

<https://chat.openai.com/g/g-Wz4h6XhrV-semiconductorgpt>



GT ECE 3030 Course Assistant

ChatGPT

You

Consider an n-type MOSFET with $N_A = 7 \times 10^{18} \text{ m}^{-3}$. The gate length of the MOSFET $L = 2 \text{ } \mu\text{m}$, width $W = 12 \text{ } \mu\text{m}$ and the oxide thickness $t_{ox} = 8 \text{ nm}$.

Take $N_C = N_V = 1 \times 10^{25} \text{ m}^{-3}$, $E_G = 1.12 \text{ eV}$, $n_i = 1.5 \times 10^{16} \text{ m}^{-3}$, $kT = 0.026 \text{ eV}$.

Calculate the numerical values of following quantities.

- (1) $\phi_B = |E_F - E_{il}|$,
- (2) the oxide capacitance C_{ox} ,
- (3) the maximum depletion width W_{max} , and
- (4) the threshold voltage V_t .

ChatGPT


To calculate the quantities ●

Message ChatGPT...



Inflection and Data centric world

Source: AMAT




Human generated data
An individual created an average of
120 MB of data per hour in 2020.




Machine generated data
A connected car create up to
25 GB of data per hour.

Innovation at the core – Memory



Sustainability of computation


Projected energy cost of computation



Compute energy rises exponentially, while global energy production grows linearly.




Source: SRC decadal plan

Projected Si supply



Projected annual global supply of Silicon wafers: $10^7 - 10^8$ kg in 2040.

Generational challenges in memory







1. Continue scaling.
2. Fill the Gaps.

Ferroelectricity


Classical Ferroelectric
 PbTiO_3 , BaTiO_3 etc.

Emerging CMOS compatible
Ferroelectrics:
Doped HfO_2



A ferroelectric is an insulator with a spontaneous polarization, which can be switched by an above coercive voltage .

Ferroelectric field-effect transistors (FEFETs)



FEFET is a FET wherein the threshold voltage gets shifted by the direction and magnitude of the “remnant” polarization.


Ferroelectrics in microelectronics: Why now?

1. Ramtron (acquired by Cypress Semiconductor), Texas Instruments, and Fujitsu marketed FRAM products for niche, low-volume applications such as smart cards, energy meters, airplane black boxes, radio frequency tags and wearable medical devices, as well as for code storage in microcontrollers.


2. Controlled annealing in fluorite structure oxides (such as those based on HfO_2 and ZrO_2 and their alloyed variants) leads to ferroelectricity.

- Boscke *et al. Appl. Phys. Lett.* 99, 112904 (2011)
- Boscke *et al. 2011 IEEE Int. Electron Devices Meeting.* p. 24.5.1–24.5.4 (IEEE, 2011).
- Muller *et al. Nano Lett.* 12, 4318 (2012)


Perovskite-structure
ferroelectric oxide
(ABO_3)



Fluorite-structure
ferroelectric oxide
(BO_2)



Ferroelectric devices



Khan, Keshavarzi, Datta. "The future of ferroelectric field-effect transistor technology." *Nature Electronics* 3.10 (2020): 588-597.

2011→2023

APPLIED PHYSICS LETTERS 99, 112904 (2011)

Phase transitions in ferroelectric silicon doped hafnium oxide

T. S. Böske,^{1,2,a,b)} St. Teichert,^{3,b)} D. Bräuhäus,⁴ J. Müller,⁵ U. Schröder,^{2,b)} U. Böttger,⁴ and T. Mikolajick^{2,6}

¹Löberwallgraben 2, 99096 Erfurt, Germany

²NamLab gGmbH, 01187 Dresden, Germany


³UAS Jena, Department of SciTec, 07745 Jena, Germany

⁴RWTH Aachen, Institut für Werkstoffe der Elektrotechnik, 52062 Aachen, Germany

⁵Fraunhofer Center Nanoelectronic Technologies (CNT), 01099 Dresden, Germany


⁶Department of Nanoelectronic Materials, University of Technology Dresden, 01062 Dresden, Germany

(Received 18 July 2011; accepted 19 August 2011; published online 15 September 2011)




NVDRAM: A 32Gb Dual Layer 3D Stacked Non-volatile Ferroelectric Memory with Near-DRAM Performance for Demanding AI Workloads

N. Ramaswamy, A. Calderoni, J. Zahurak, G. Servalli, A. Chavan, S. Chhajer, M. Balakrishnan, M. Fischer, M. Hollander, D. P. Ettisserry, A. Liao, K. Karda, M. Jerry, M. Mariani, A. Visconti, B. R. Cook, B. D. Cook, D. Mills, A. Torsi, C. Mouli, E. Byers, M. Helm, S. Pawlowski, S. Shiratake, and N. Chandrasekaran
Micron Technology Inc., Boise, USA, email: dramaswamy@micron.com



Georgia
Tech
CREATING THE NEXT

Ferroelectrics for memory and storage



Ferroelectrics for the DRAM/Storage class space

Micron


Dual Layer 3-D stacked FRAM

Capacity – 32 Gb (Sk Hynix DRAM —8 Gb)

Latency – 180 ns (LPDDR5 – 60 ns)

Density – 450 Mb/mm²

Ferroelectrics for memory and storage



Ferroelectrics for the DRAM/Storage class space

Ramaswamy et al. Micron, IEDM 2024
Dual Layer 3-D stacked FRAM
Capacity – 32 Gb (Sk Hynix DRAM —8 Gb)
Latency – 180 ns (LPDDR5 – 60 ns)
Density – 450 Mb/mm²

Ferroelectrics for embedded memories/cache?

FEFET as an embedded memory

Metrics	Mainstream embedded memory					Embedded ferroelectric memory			
	eSRAM	eDRAM ⁷⁰	eFlash (FG)	eFlash (SG MONOS) ⁴²	eFlash (SONOS) ⁴¹	FEFET (hafnia based, MFIS structure)	FEFET (hafnia based, MFMIS structure)	FRAM (hafnia based)	FRAM (perovskite based) ⁶⁷
Cell size	120-150F ²	40F ²	40-60F ²	40-50F ²	50-60F ²	10-30F ²	10-30F ²	30-40F ²	50-60F ²
Cell structure	6T	1T1C	1.5T	1.5T	2T	1T	1T1FE, 1T	1T1FE, 2T2FE	1T1FE, 2T2FE
Non-volatile	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Multi-bit operation	No	No	Yes	Yes	Yes	Yes	Yes	No	No
Non-destructive read	Yes	No	Yes	Yes	Yes	Yes	Yes	No	No
Status	Av.	Dev.	Av.	Dev.	Dev.	Res.	Res.	Res.	Av.
Advanced node demonstration	7 nm FinFET	22 nm FinFET	40 nm	16 nm FinFET	28 nm HKMG	22 nm FDSOI	N/A	N/A	130 nm
Write voltage	<1 V	<1 V	~12 V	~12 V	~5 V	1.5-4 V	~1.5 V	1-3 V	1.5 V
Write energy	~1 fJ	~1 pJ	~100 pJ	~100 pJ	1-10 pJ	1-10 fJ	1-10 fJ	~100 fJ	~1 pJ
Standby power	High	Medium	Low	Low	Low	Low	Low	Low	Low
Write speed	<1 ns	>10 ns	~100 ns	<100 ns	~100 ns	1-10 ns	1-10 ns	1-10 ns	1 μ s
Read speed	<1 ns	>10 ns	~10 ns	<10 ns	~10 ns	1-10 ns	1-10 ns	1-25 ns	50-100 ns
Endurance	>10 ¹⁶	>10 ¹⁶	~10 ⁴	~10 ⁵	~10 ⁶	10 ⁵ -10 ⁹	>10 ¹⁰	>10 ¹²	>10 ¹⁴

Khan, Keshavarzi, Datta. "The future of ferroelectric field-effect transistor technology." *Nature Electronics* 3.10 (2020): 588-597.

Progress in FEFET technology

1

Write voltage
and Memory Window

2

Read/Write
Speed

3

Device-to-device
variation

4

Reliability and endurance

Specs

<1.5 V write voltage
>0.5 V memory window

<10 ns write speed
<10 ns read-after-write delay

$\Delta V_{t,3\sigma} = 20\text{-}50\text{ mV}$
(7 nm node)

>10¹² cycles

Progress in FEFET technology

1
Write voltage
and Memory Window

2
Read/Write
Speed

3
Device-to-device
variation

4
Reliability and endurance


Specs

<1.5 V write voltage
>0.5 V memory window


<10 ns write speed
<10 ns read-after-write delay

$\Delta V_{t,3\sigma} = 20\text{-}50\text{ mV}$
(7 nm node)

> 10^{12} cycles




Tan et al. IEEE EDL 42, 994 (2021).



Dutta et al. IEEE EDL 43, 383 (2022).

Progress in FEFET technology






Specs

<1.5 V write voltage
>0.5 V memory window

<10 ns write speed
<10 ns read-after-write delay


$\Delta V_{t,3\sigma} = 20\text{-}50\text{ mV}$
(7 nm node)

> 10^{12} cycles





Wang, Z., Tasneem, N., Hur, J., Chen, H., Yu, S., Chern, W., & Khan, A. (2021, December). Standby bias improvement of read after write delay in ferroelectric field effect transistors. In *2021 IEEE International Electron Devices Meeting (IEDM)* (pp. 19-3). IEEE.


Write voltage vs. memory window trade-off



Write voltage vs. memory window trade-off



Write=4V




Reducing the thickness of the IL or increasing the K of the IL.


Reducing FE thickness reduces MW.
 $MW_{max} = 2V_C$

Changing the band-gap of the semiconductor By changing the channel material from Si to SiGe or Ge.


Remote oxygen scavenging to reduce IL thickness



Non-Scavenging




Remote-Scavenging



Tasneem et al. "Remote Oxygen Scavenging of the Interfacial Oxide Layer in Ferroelectric Hafnium–Zirconium Oxide-Based Metal–Oxide–Semiconductor Structures", ACS Appl. Mater. Interfaces 2022, 14, 43897–43906

Decrease in IL thickness

Park et al. (under review)



Remote oxygen scavenging can result in controllable IL thickness.



The effect of the IL thickness on Vc



Nujhat
Tasneem




Chinsung
Park



Dramatic reduction in coercive voltage is observed in Ge platform with the change of the gate metal stack.

Ge-channel FEFETs with record-low write voltages




Si and Ge-channel FEFETs fabricated with the same 6 nm HZO layers, under similar process and fabrication conditions.



Dr. Dipjyoti
Das

Das, Dipjyoti, et al. "A Ge-Channel Ferroelectric Field Effect Transistor with Logic-Compatible Write Voltage." *IEEE Electron Device Letters* (2022).


Ge-channel FEFETs with record-low write voltages



Significant increase on the on-capacitance and reduction in coercive voltage in Ge-channel FEFET.

Das, Dipjyoti, et al. "A Ge-Channel Ferroelectric Field Effect Transistor with Logic-Compatible Write Voltage." *IEEE Electron Device Letters* (2022).



DC I_D - V_G characteristics



Significant reduction in the write voltage for iso-memory MW condition in Ge-FEFET.

Das, Dipjyoti, et al. "A Ge-Channel Ferroelectric Field Effect Transistor with Logic-Compatible Write Voltage." *IEEE Electron Device Letters* (2022).




Pulsed I_D - V_G characteristics



Significant reduction in the write voltage for iso-memory MW condition in Ge-FEFET.

Das, Dipjyoti, et al. "A Ge-Channel Ferroelectric Field Effect Transistor with Logic-Compatible Write Voltage." *IEEE Electron Device Letters* (2022).


Retention, endurance and read-after-write delay



The Ge-FEFET show write endurance of 107 cycles, excellent data retention and immediate read-after-write capability.

Das, Dipjyoti, et al. "A Ge-Channel Ferroelectric Field Effect Transistor with Logic-Compatible Write Voltage." *IEEE Electron Device Letters* (2022).


Benchmarking Memory Window v. Write Voltage Tradeoff



Das, Dipjyoti, et al. "A Ge-Channel Ferroelectric Field Effect Transistor with Logic-Compatible Write Voltage." *IEEE Electron Device Letters* (2022).

- [1] Tan *et al.*, *IEEE EDL*, 42, 994, (2021).
- [2] Tan *et al.*, *2020 IEEE Symposium on VLSI Technology* (2020).
- [3] Dutta *et al.*, *IEEE EDL*, 43, 382 (2022).
- [4] D unkel *et al.*, *IEDM* (2017).
- [5] Nguyen *et al.*, *IEEE EDL*, 42, 1295, (2021).
- [6] Liu *et al.*, *IEEE EDL*, 40, 1419, (2019).
- [7] Zacharaki *et al.*, *ACS Appl. Electron. Mater.*, 4, (2022).

Ferroelectrics for memory and storage




Ferroelectrics for the DRAM/Storage class space

Ramaswamy et al. Micron, IEDM 2024
Dual Layer 3-D stacked FRAM
Capacity – 32 Gb (Sk Hynix DRAM —8 Gb)
Latency – 180 ns (LPDDR5 – 60 ns)
Density – 450 Mb/mm²

Ferroelectrics for embedded memories/cache?

Ferroelectrics for memory and storage



Ferroelectrics for the DRAM/Storage class space

Ramaswamy et al. Micron, IEDM 2024
 Dual Layer 3-D stacked FRAM
 Capacity – 32 Gb (Sk Hynix DRAM —8 Gb)
 Latency – 180 ns (LPDDR5 – 60 ns)
 Density – 450 Mb/mm²

Ferroelectrics for embedded memories/cache

- Density
- BEOL compatibility
- Fast


Cell area | Speed

DRAM: 6-30F² | <10 ns

FEFET: 5-10F² | 5-10 ns

SRAM: 140-280F² | <1 ns

Ferroelectrics for memory and storage



Ferroelectrics for flash?


**Ferroelectrics for the
DRAM/Storage class space**

Ramaswamy et al. Micron, IEDM 2024
Dual Layer 3-D stacked FRAM
Capacity – 32 Gb (Sk Hynix DRAM —8 Gb)
Latency – 180 ns (LPDDR5 – 60 ns)
Density – 450 Mb/mm²

**Ferroelectrics for embedded
memories/cache**

- Density
- BEOL compatibility
- Fast

Vertical NAND Scaling



Vertical NAND scaling toward 1000 layers

Layer stacking trend




Fig. 1. Number of word line layers by generation

Package thickness limits the NAND chip height.





Fig. 4. Package thickness limit with multiple chips

Aggressive Z-scaling is required.




The mold height (cell height) needs to be reduced dramatically.


Han et al. Fundamental Issues in VNAND Integration
Toward More Than 1K Layers. IEDM 2023. Paper 35.1

Challenges for 1000+ layer vertical NAND

1 Lateral charge migration




2 High write voltage



Write voltage of state of the art NAND is >20 V.
Large write voltage affects effective threshold voltage,
similar to cell-to-cell interference.


Cell-to-cell interference will significantly
increase with aggressive Z-scaling for 1000L
VNAND.

Ferroelectric as a replacement for Charge Trap Layer




To accommodate the core-shell structure within the hole diameter of 100 nm of the vertical NAND string, the thickness of the gate stack is limited to ~20 nm

TLC:3 bits/cell $\rightarrow$ 8 Vt level MW $\approx$ 6V



QLC:4 bits/cell $\rightarrow$ 16 Vt level MW $\approx$ 7.5 V



Design constraints

Ferroelectric thickness, $t_{FE} \leq 19$ nm



Write voltage ≤ 15 V

Memory window MW > 6.5 V

Impact of tunnel dielectric insertion




Dr. Dipjyoti Das




10 nm HZO layer leads to maximum memory window of 2.9 V.

Impact of tunnel dielectric insertion




19 nm



Dr. Dipjyoti
Das



Introducing 1 nm Al₂O₃ intermediate layer dramatically memory window to 5.3 V.

Impact of tunnel dielectric insertion




Full coverage of 1 nm Al₂O₃ is observed.

Impact of tunnel dielectric insertion



FE 8 nm – AlO 3 nm – FE 8 nm leads to a 7.3 V maximum MW for a 14 V write voltage.

Ferroelectrics for memory and storage



Ferroelectrics for flash?


**Ferroelectrics for the
DRAM/Storage class space**

Ramaswamy et al. Micron, IEDM 2024
Dual Layer 3-D stacked FRAM
Capacity – 32 Gb (Sk Hynix DRAM —8 Gb)
Latency – 180 ns (LPDDR5 – 60 ns)
Density – 450 Mb/mm²

**Ferroelectrics for embedded
memories/cache**

- Density
- BEOL compatibility
- Fast

Ferroelectrics for memory and storage



Ferroelectrics for flash

- Voltage scaling below 15 V
- Z-scaling

Ferroelectrics for the DRAM/Storage class space


Ramaswamy et al. Micron, IEDM 2024

- Dual Layer 3-D stacked FRAM
- Capacity – 32 Gb (Sk Hynix DRAM – 8 Gb)
- Latency – 180 ns (LPDDR5 – 60 ns)
- Density – 450 Mb/mm²

Ferroelectrics for embedded memories/cache


- Density
- BEOL compatibility
- Fast

Ferroelectrics for memory and storage – Challenges




Fundamental questions according to Asif Khan

- 1 What is(are) the switching paths?
- 2 What is the nature of the grain boundaries?
- 3 What controls the microstructure in poly-X heterostructures?
- 4 What is the nature of interfaces in poly-X heterostructures?



The era of ferroelectronics

The next wave of exponential growth of the semiconductor industry depends on how well the electronic hardware can support the explosion of data-centric computing.



Ferroelectric technology will be a key component because of

- 1 Performance
- 2 Energy and area efficiency
- 3 Logic and memory functionalities

Khan, Keshavarzi, Datta. "The future of ferroelectric field-effect transistor technology." *Nature Electronics* 3.10 (2020): 588-597.

Forbes

Artificial General Intelligence (AGI) And The Coming Wave

Randy Bean Contributor 

Randy Bean is a noted Author, Speaker, Founder, CEO, & Senior Advisor.

Follow

THE WALL STREET JOURNAL.

SUBSCRIBE

SIGN IN

TECHNOLOGY | ARTIFICIAL INTELLIGENCE

Sam Altman Seeks Trillions of Dollars to Reshape Business of Chips and AI

OpenAI chief pursues investors including the U.A.E. for a project possibly requiring up to \$7 trillion





midtown

ATLANTA

